aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/altera_intel/cycloneiv/cells_comb_cycloneiv.v
Commit message (Expand)AuthorAgeFilesLines
* Squelch trailing whitespaceLarry Doolittle2017-04-121-14/+14
* Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAsdh732017-04-051-0/+128