aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Collapse)AuthorAgeFilesLines
* Fixed bug (typo) in passes/opt/opt_const.ccClifford Wolf2014-02-221-1/+1
|
* Added workaround for vhdl-style edge triggers from vhdl2verilog to proc_arstClifford Wolf2014-02-211-2/+6
|
* Added _TECHMAP_REPLACE_ feature to techmapClifford Wolf2014-02-201-4/+21
|
* Added "extract -ignore_parameters" and "extract -ignore_param ..."Clifford Wolf2014-02-201-0/+79
|
* Added "extract -map %<design_name>"Clifford Wolf2014-02-201-10/+30
|
* Added "design -push" and "design -pop"Clifford Wolf2014-02-201-8/+45
|
* Added connwrappers commandClifford Wolf2014-02-202-0/+206
|
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2014-02-181-49/+93
|\
| * Added "sat -dump_cnf"Clifford Wolf2014-02-181-5/+34
| |
| * Coding style corrections in SatHelper::dump_model_to_vcd()Clifford Wolf2014-02-181-31/+31
| |
| * Added "sat -initsteps"Clifford Wolf2014-02-181-14/+29
| |
* | Added techmap support for _TECHMAP_CONNMAP_*_Clifford Wolf2014-02-181-0/+39
|/
* Renamed "sat -dump_fail_to_vcd" to "sat -dump_vcd" and some minor cleanupsClifford Wolf2014-02-171-5/+9
|
* Added "-dump_fail_to_vcd" argument to SAT solverAndrew Zonenberg2014-02-171-0/+114
|
* Better preserve wires when flattening (in comparison to techmap)Clifford Wolf2014-02-171-12/+12
|
* Added some additional checks to techmapClifford Wolf2014-02-161-0/+14
|
* Added CONSTMSK and CONSTVAL feature to techmapClifford Wolf2014-02-161-0/+23
|
* Fixed handling of "keep" attribute on wires in opt_cleanClifford Wolf2014-02-161-2/+2
|
* Fixed use of selection in splitnets commandClifford Wolf2014-02-161-1/+1
|
* Added recursion support to techmapClifford Wolf2014-02-161-260/+262
|
* Added != support for relational select patternClifford Wolf2014-02-161-1/+7
|
* Added iopadmap -bitsClifford Wolf2014-02-151-14/+48
|
* Fixed dfflibmap for cell libraries with no set-reset-ffClifford Wolf2014-02-151-1/+1
|
* Fixed opt_const handling of double invert with non-1 output widthClifford Wolf2014-02-151-1/+1
|
* Added abc -keepff optionClifford Wolf2014-02-141-5/+18
|
* updated default ABC command stringsClifford Wolf2014-02-131-4/+4
|
* Updated ABCClifford Wolf2014-02-131-0/+23
|
* Implemented read_verilog -deferClifford Wolf2014-02-131-7/+19
|
* Removed double blanks in ABC default command sequencesClifford Wolf2014-02-131-4/+4
|
* Updated ABC and some related changesClifford Wolf2014-02-131-10/+31
|
* Updated ABC to rev e97a6e1d59b9Clifford Wolf2014-02-121-4/+49
|
* Various improvements in expose command (added -sep and -cut)Clifford Wolf2014-02-091-36/+119
|
* Added delete {-input|-output|-port}Clifford Wolf2014-02-091-5/+36
|
* Bugfix in delete commandClifford Wolf2014-02-091-1/+3
|
* Fixed handling of async reset in expose -evert-dffClifford Wolf2014-02-081-0/+1
|
* Build fixes for log cmdClifford Wolf2014-02-081-2/+2
|
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2014-02-082-0/+79
|\
| * added "log" commandJohann Glaser2014-02-082-0/+79
| |
* | Implemented expose -evert-dffClifford Wolf2014-02-081-11/+301
| |
* | Fixed bug in collecting of RD_TRANSPARENT parameter in memory_collectClifford Wolf2014-02-081-0/+1
|/
* Added various new options to splice commandClifford Wolf2014-02-081-5/+105
|
* Added %a select operatorClifford Wolf2014-02-081-0/+32
|
* Moved some passes to other source directoriesClifford Wolf2014-02-089-9/+3
|
* Added support for "keep" attribute to abc passClifford Wolf2014-02-081-1/+1
|
* Added opt -purge (frontend to opt_clean -purge)Clifford Wolf2014-02-081-3/+8
|
* Only count non-trivial attributes when findinf master signal in opt_cleanClifford Wolf2014-02-081-2/+13
|
* Now also move net labes to the right position in splice cmdClifford Wolf2014-02-081-3/+10
|
* Improved detection of primary wire for a signal in opt_cleanClifford Wolf2014-02-071-4/+23
|
* Added splice commandClifford Wolf2014-02-072-0/+253
|
* Added log_header() to splitnetsClifford Wolf2014-02-071-0/+2
|