aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Expand)AuthorAgeFilesLines
* Improvements in equiv_structClifford Wolf2015-10-251-17/+62
* Major refactoring of equiv_structClifford Wolf2015-10-251-93/+165
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-2526-87/+87
* Added "equiv_add -cell"Clifford Wolf2015-10-251-32/+93
* equiv_struct now creates equiv_merged attributesClifford Wolf2015-10-251-0/+3
* Improvements in equiv_structClifford Wolf2015-10-241-1/+22
* renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()Clifford Wolf2015-10-245-19/+19
* improvement in "stat"Clifford Wolf2015-10-241-1/+1
* equiv_purge bugfix, using SigChunk in Yosys namespaceClifford Wolf2015-10-244-5/+6
* Fixed handling of driver-driver conflicts in wreduceClifford Wolf2015-10-241-8/+16
* Added equiv_mark commandClifford Wolf2015-10-233-1/+265
* Disabled "Skipping blackbox module" msg in show commandClifford Wolf2015-10-231-1/+1
* Also merge $equiv cells in equiv_structClifford Wolf2015-10-231-0/+1
* Improvements in equiv_structClifford Wolf2015-10-231-11/+18
* Added equiv_purgeClifford Wolf2015-10-222-0/+210
* Added equiv_struct commandClifford Wolf2015-10-212-0/+188
* Improved inout handling in equiv_makeClifford Wolf2015-10-211-1/+1
* Bugfixes in handling of "keep" attribute on wiresClifford Wolf2015-10-152-2/+8
* Fixed "flatten" for unconnected inout portsClifford Wolf2015-10-131-1/+1
* Added edgetypes commandClifford Wolf2015-09-272-0/+107
* Some cleanups in qwpClifford Wolf2015-09-261-7/+16
* Added "test_cell -noeval"Clifford Wolf2015-09-251-1/+10
* Added wreduce $mul support and fixed signed $mul opt_const bugClifford Wolf2015-09-252-5/+37
* Bugfix in bram read-enable codeClifford Wolf2015-09-251-2/+5
* Added read-enable to memory modelClifford Wolf2015-09-255-42/+101
* Added pivoting to qwp solverClifford Wolf2015-09-241-14/+43
* Improved qwp performanceClifford Wolf2015-09-241-49/+25
* Added statistics summary to "qwp"Clifford Wolf2015-09-241-0/+77
* Fixed memory_bram for ROMs in BRAMs with write-enable inputsClifford Wolf2015-09-241-1/+1
* Do not detect fsm state registers with init attributeClifford Wolf2015-09-211-0/+2
* Bugfix in "qwp" passClifford Wolf2015-09-211-6/+31
* Improvements and fixes in "qwp" passClifford Wolf2015-09-211-29/+74
* Added "qwp -dump"Clifford Wolf2015-09-201-21/+115
* Added "qwp" commandClifford Wolf2015-09-202-0/+586
* Added nlutmapClifford Wolf2015-09-182-0/+174
* Added lut2mux passClifford Wolf2015-09-182-0/+94
* Added buffer detection to "abc -lut"Clifford Wolf2015-09-181-0/+6
* Added support for "dfflibmap -liberty +/..."Clifford Wolf2015-09-181-0/+1
* Added detection of "mux inverter" chains in opt_constClifford Wolf2015-09-181-0/+2
* Added $logic_not handling to fsm_detectClifford Wolf2015-09-181-0/+2
* Fixed sharing of $memrd cellsClifford Wolf2015-09-121-0/+4
* Fixed port ordering in "splitnets" cmdClifford Wolf2015-09-011-7/+18
* gcc-4.6 build fixesClifford Wolf2015-09-011-2/+2
* Fixed iopadmap help messageClifford Wolf2015-08-311-3/+3
* Using dict<> and pool<> in alumacc passClifford Wolf2015-08-311-5/+5
* Added sat -show-regs, -show-public, -show-allClifford Wolf2015-08-181-0/+39
* Bugfix in fsm_detect for complex muxtreesClifford Wolf2015-08-181-15/+23
* Properly clean up unused "init" attributesClifford Wolf2015-08-182-6/+36
* Added tribuf commandClifford Wolf2015-08-162-0/+187
* Added $tribuf and $_TBUF_ cell typesClifford Wolf2015-08-161-1/+17
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-27 10:26:07 +0000