aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Collapse)AuthorAgeFilesLines
* Minor bugfix in FSM reset state detectionClifford Wolf2016-07-121-2/+5
|
* Further improved fsm_detect output, attempt to detect self-resetting circuitsClifford Wolf2016-07-091-6/+68
|
* Added printing of some warning messages to fsm_detectClifford Wolf2016-07-091-14/+61
|
* Replaced "select -assert-limit" with -assert-max and -assert-minClifford Wolf2016-07-011-42/+29
|
* Added 'assert-limit' option for 'select' commandeshellko2016-07-011-5/+42
| | | For resource limited designs such as FPGA it can be useful to specify limit of specific resources available on board. So user can check if he should change RTL as early as mapping done.
* Bugfix in "abc -script" handlingClifford Wolf2016-06-191-53/+50
|
* Added "deminout"Clifford Wolf2016-06-192-0/+117
|
* Added "dc2" to default ABC scriptsClifford Wolf2016-06-171-5/+5
|
* Added "abc -I <num> -P <num>"Clifford Wolf2016-06-171-8/+33
|
* Improved support for $sop cellsClifford Wolf2016-06-172-2/+69
|
* Added $sop cell type and "abc -sop"Clifford Wolf2016-06-171-6/+23
|
* Updated ABC to hg rev b5df6e2b76f0Clifford Wolf2016-06-171-9/+9
|
* Added "nlutmap -assert"Clifford Wolf2016-06-091-0/+14
|
* Added "proc_mux -ifx"Clifford Wolf2016-06-062-19/+43
|
* Added "setundef -init"Clifford Wolf2016-06-031-5/+89
|
* Fix all undef-muxes in dlatch input coneClifford Wolf2016-06-021-34/+72
|
* Avoid creating undef-muxes when inferring latches in proc_dlatchClifford Wolf2016-06-011-0/+44
|
* Added opt_expr support for div/mod by power-of-twoClifford Wolf2016-05-291-0/+69
|
* Fixed "scc" for cells that have feedback singals _and_ are part of a larger loopClifford Wolf2016-05-271-3/+3
|
* Made the expansion order of hierarchy deterministicMarcus Comstedt2016-05-221-3/+3
|
* Improvements and fixes in autotest.sh script and test_autotbClifford Wolf2016-05-201-3/+3
|
* Close opened dump file.Kaj Tuomi2016-05-191-0/+1
|
* Fix for Modelsim transcript line warp issue #164Kaj Tuomi2016-05-191-7/+13
|
* Don't sign-extend memory bram initialization dataClifford Wolf2016-05-151-1/+1
|
* Added support for "keep" attribute to shregmapClifford Wolf2016-05-071-2/+2
|
* Fixed preservation of important attributes in techmapClifford Wolf2016-05-061-4/+32
|
* Changed port names in greenpak shregmapAndrew Zonenberg2016-05-041-1/+1
|
* Added tristate buffer support to iopadmapClifford Wolf2016-05-041-4/+161
|
* Fixed iopadmap attribute handlingClifford Wolf2016-05-041-0/+1
|
* Added "qwp -v"Clifford Wolf2016-04-281-0/+30
|
* Connections between inputs and inouts are driven by the inputClifford Wolf2016-04-261-0/+3
|
* Fixed test_autotb for modules with many cell portsClifford Wolf2016-04-251-3/+6
|
* Fixed proc_mux performance bugClifford Wolf2016-04-251-0/+3
|
* Fixed performance bug in proc_dlatchClifford Wolf2016-04-241-2/+61
|
* Improvements in greenpak4 shreg mappingClifford Wolf2016-04-231-16/+35
|
* Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-04-231-0/+1
|\
| * Added "shregmap -zinit" for greenpak4 techClifford Wolf2016-04-231-0/+1
| |
* | Fixed typo in help textAndrew Zonenberg2016-04-221-1/+1
|/
* Added "shregmap -tech greenpak4"Clifford Wolf2016-04-221-6/+97
|
* More flexible handling of initialization valuesClifford Wolf2016-04-221-7/+22
|
* Added "yosys -D" featureClifford Wolf2016-04-2180-102/+102
|
* Fixed performance bug in "share" passClifford Wolf2016-04-211-2/+51
|
* Improvements in opt_exprClifford Wolf2016-04-211-12/+62
|
* Bugfix and improvements in memory_shareClifford Wolf2016-04-211-22/+19
|
* Added "shregmap -params"Clifford Wolf2016-04-181-4/+43
|
* Added "shregmap -zinit" and "shregmap -init"Clifford Wolf2016-04-181-2/+65
|
* Improvements in "shregmap"Clifford Wolf2016-04-171-30/+140
|
* Added "shregmap" passClifford Wolf2016-04-162-0/+262
|
* Fixed copy&paste error in log message in lut2muxClifford Wolf2016-04-161-1/+1
|
* Prefer noninverting FFs in dfflibmapClifford Wolf2016-04-051-4/+20
|