iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	proc_clean: remove any empty cases if all cases use all-def compare.	whitequark	2018-12-23	1	-6/+28
*	proc_clean: remove any empty cases at the end of the switch.	whitequark	2018-12-22	1	-7/+3
*	memory_collect: do not truncate 'x from \INIT.	whitequark	2018-12-21	1	-3/+0
*	memory_dff: Fix typo when checking init value	David Shah	2018-12-18	1	-1/+1
*	Revert "Proof-of-concept: preserve naming through ABC using dress"	Clifford Wolf	2018-12-16	1	-51/+29
*	Merge pull request #736 from whitequark/select_assert_list	Clifford Wolf	2018-12-16	1	-8/+50
\|\
\| *	select: print selection if a -assert-* flag causes an error.	whitequark	2018-12-16	1	-8/+50
* \|	Merge pull request #735 from daveshah1/trifixes	Clifford Wolf	2018-12-16	1	-3/+4
\|\ \
\| * \|	deminout: Consider $tribuf cells	David Shah	2018-12-12	1	-2/+2
\| * \|	deminout: Don't demote constant-driven inouts to inputs	David Shah	2018-12-12	1	-1/+2
\| \|/
* \|	Fix equiv_opt indenting	Clifford Wolf	2018-12-16	1	-139/+129
* \|	Merge pull request #724 from whitequark/equiv_opt	Clifford Wolf	2018-12-16	2	-1/+168
\|\ \
\| * \|	equiv_opt: pass -D EQUIV when techmapping.	whitequark	2018-12-07	1	-2/+4
\| * \|	equiv_opt: new command, for verifying optimization passes.	whitequark	2018-12-07	2	-1/+166
* \| \|	Merge pull request #734 from grahamedgecombe/fix-shuffled-bram-initdata	Clifford Wolf	2018-12-16	1	-0/+17
\|\ \ \
\| * \| \|	memory_bram: Fix initdata bit order after shuffling	Graham Edgecombe	2018-12-11	1	-0/+17
\| \| \|/ \| \|/\|
* \| \|	Merge pull request #714 from daveshah1/abc_preserve_naming	Clifford Wolf	2018-12-16	1	-29/+51
\|\ \ \
\| * \| \|	abc: Preserve naming through ABC using 'dress' command	David Shah	2018-12-06	1	-29/+51
* \| \| \|	Merge pull request #722 from whitequark/rename_src	Clifford Wolf	2018-12-16	1	-0/+50
\|\ \ \ \
\| * \| \| \|	rename: add -src, for inferring names from source locations.	whitequark	2018-12-05	1	-0/+50
\| \| \|_\|/ \| \|/\| \|
* \| \| \|	Merge pull request #720 from whitequark/master	Clifford Wolf	2018-12-16	2	-2/+2
\|\ \ \ \ \| \|_\|_\|/ \|/\| \| \|
\| * \| \|	lut2mux: handle 1-bit INIT constant in $lut cells.	whitequark	2018-12-05	1	-1/+1
\| * \| \|	opt_lut: simplify type conversion. NFC.	whitequark	2018-12-05	1	-1/+1
\| \|/ /
* \| \|	opt_lut: leave intact LUTs with cascade feeding module outputs.	whitequark	2018-12-07	1	-0/+6
* \| \|	opt_lut: show original truth table for both cells.	whitequark	2018-12-07	1	-2/+3
* \| \|	opt_lut: add -limit option, for debugging misoptimizations.	whitequark	2018-12-07	1	-3/+21
\| \|/ \|/\|
* \|	Bugfix in opt_expr handling of a<0 and a>=0	Clifford Wolf	2018-12-06	1	-1/+1
\|/
*	Rename opt_lut.cpp to opt_lut.cc	Clifford Wolf	2018-12-05	1	-0/+0
*	opt_lut: add -dlogic, to avoid disturbing logic such as carry chains.	whitequark	2018-12-05	1	-17/+163
*	opt_lut: always prefer to eliminate 1-LUTs.	whitequark	2018-12-05	1	-19/+41
*	opt_lut: collect and display statistics.	whitequark	2018-12-05	1	-4/+33
*	opt_lut: refactor to use a worker. NFC.	whitequark	2018-12-05	1	-170/+177
*	opt_lut: new pass, to combine LUTs for tighter packing.	whitequark	2018-12-05	2	-0/+275
*	Fix typo	Clifford Wolf	2018-12-04	1	-1/+1
*	Merge pull request #702 from smunaut/min_ce_use	Clifford Wolf	2018-12-04	1	-1/+36
\|\
\| *	dff2dffe: Add option for unmap to only remove DFFE with low CE signal use	Sylvain Munaut	2018-11-27	1	-1/+36
* \|	Merge pull request #676 from rafaeltp/master	Clifford Wolf	2018-12-01	1	-10/+17
\|\ \ \| \|/ \|/\|
\| *	using [i] to access individual bits of SigSpec and merging bits into a tmp Si...	rafaeltp	2018-10-21	1	-11/+12
\| *	cleaning up for PR	rafaeltp	2018-10-20	1	-2/+2
\| *	fixing code style	rafaeltp	2018-10-20	1	-1/+1
\| *	solves #675	rafaeltp	2018-10-20	1	-11/+17
* \|	Add iteration limit to "opt_muxtree"	Clifford Wolf	2018-11-20	1	-1/+17
* \|	DFFLIBMAP: changed 'missing pin' error into a warning with additional reason/...	Niels Moseley	2018-11-06	1	-1/+10
* \|	Allow square brackets in liberty identifiers	Clifford Wolf	2018-11-05	1	-2/+2
* \|	Liberty file newline handling is more relaxed. More descriptive error message	Niels Moseley	2018-11-03	1	-4/+7
* \|	Report an error when a liberty file contains pin references that reference no...	Niels Moseley	2018-11-03	1	-0/+3
\|/
*	Refactor code to avoid code duplication + added comments	Ruben Undheim	2018-10-20	1	-2/+5
*	Support for SystemVerilog interfaces as a port in the top level module + test...	Ruben Undheim	2018-10-20	1	-5/+36
*	Merge pull request #672 from daveshah1/fix_bram	Clifford Wolf	2018-10-19	1	-0/+1
\|\
\| *	memory_bram: Reset make_outreg when growing read ports	David Shah	2018-10-19	1	-0/+1