index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
passes
Commit message (
Expand
)
Author
Age
Files
Lines
*
Using new obj iterator API in a few places
Clifford Wolf
2014-07-27
10
-87
/
+85
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
57
-169
/
+169
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
46
-117
/
+117
*
Refactoring: Renamed RTLIL::Module::wires to wires_
Clifford Wolf
2014-07-27
33
-138
/
+138
*
Changed more code to the new RTLIL::Wire constructors
Clifford Wolf
2014-07-26
6
-74
/
+29
*
Changed a lot of code to the new RTLIL::Wire constructors
Clifford Wolf
2014-07-26
15
-202
/
+96
*
More RTLIL::Cell API usage cleanups
Clifford Wolf
2014-07-26
3
-4
/
+4
*
Added RTLIL::Cell::has(portname)
Clifford Wolf
2014-07-26
6
-15
/
+15
*
Manual fixes for new cell connections API
Clifford Wolf
2014-07-26
31
-101
/
+147
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
45
-835
/
+835
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
45
-835
/
+835
*
Added copy-constructor-like module->addCell(name, other) method
Clifford Wolf
2014-07-26
2
-12
/
+5
*
Use only module->addCell() and module->remove() to create and delete cells
Clifford Wolf
2014-07-25
30
-465
/
+171
*
Various RTLIL::SigSpec related code cleanups
Clifford Wolf
2014-07-25
1
-3
/
+3
*
Fixed memory corruption in "opt_reduce" pass
Clifford Wolf
2014-07-25
1
-5
/
+7
*
Disabled cover() for non-linux builds
Clifford Wolf
2014-07-25
1
-2
/
+5
*
Improvements in "cover" command
Clifford Wolf
2014-07-25
1
-11
/
+37
*
Replaced more old SigChunk programming patterns
Clifford Wolf
2014-07-24
6
-46
/
+40
*
Added cover() calls to opt_const
Clifford Wolf
2014-07-24
1
-9
/
+45
*
Added "make SMALL=1"
Clifford Wolf
2014-07-24
1
-1
/
+4
*
Added "make PRETTY=1"
Clifford Wolf
2014-07-24
1
-6
/
+6
*
Added "cover" command
Clifford Wolf
2014-07-24
3
-1
/
+117
*
Various small fixes (from gcc compiler warnings)
Clifford Wolf
2014-07-23
1
-4
/
+4
*
Removed RTLIL::SigSpec::optimize()
Clifford Wolf
2014-07-23
16
-48
/
+6
*
Removed RTLIL::SigSpec::expand() method
Clifford Wolf
2014-07-23
9
-211
/
+135
*
Fixed all users of SigSpec::chunks_rw() and removed it
Clifford Wolf
2014-07-23
10
-86
/
+75
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3
Clifford Wolf
2014-07-23
10
-24
/
+24
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3
Clifford Wolf
2014-07-23
10
-24
/
+24
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 1/3
Clifford Wolf
2014-07-23
2
-5
/
+5
*
SigSpec refactoring: cleanup of old SigSpec usage in fsm_* commands
Clifford Wolf
2014-07-22
3
-38
/
+19
*
Fixed memory corruption with new SigSpec API in proc_mux
Clifford Wolf
2014-07-22
1
-7
/
+3
*
fixed memory leak in fsm_opt
Clifford Wolf
2014-07-22
1
-1
/
+3
*
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created...
Clifford Wolf
2014-07-22
13
-22
/
+17
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
45
-505
/
+505
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
45
-505
/
+505
*
Added "opt_const -keepdc"
Clifford Wolf
2014-07-21
2
-15
/
+168
*
Added mul to mux conversion to "opt_const -fine"
Clifford Wolf
2014-07-21
1
-0
/
+55
*
Added "opt_const -fine" and "opt_reduce -fine"
Clifford Wolf
2014-07-21
3
-15
/
+144
*
Added opt_const support for simple identities
Clifford Wolf
2014-07-21
1
-0
/
+69
*
Replaced depricated NEW_WIRE macro with module->addWire() calls
Clifford Wolf
2014-07-21
2
-12
/
+12
*
Removed deprecated module->new_wire()
Clifford Wolf
2014-07-21
8
-31
/
+31
*
Wider range of cell types supported in "share" pass
Clifford Wolf
2014-07-21
1
-17
/
+197
*
Use ezSAT::non_incremental() in "share" pass
Clifford Wolf
2014-07-21
1
-0
/
+2
*
Added support for resource sharing in mux control logic
Clifford Wolf
2014-07-20
1
-86
/
+155
*
Added "select -assert-count"
Clifford Wolf
2014-07-20
1
-6
/
+43
*
Supercell creation for $div/$mod worked all along, fixed test benches
Clifford Wolf
2014-07-20
1
-4
/
+0
*
Fixed creation of shift supercells in "share" pass
Clifford Wolf
2014-07-20
1
-4
/
+20
*
Added "miter -equiv -flatten"
Clifford Wolf
2014-07-20
1
-0
/
+14
*
Added call_on_selection() and call_on_module() API
Clifford Wolf
2014-07-20
2
-10
/
+2
*
Added "share" supercell creation
Clifford Wolf
2014-07-20
1
-1
/
+115
[next]