aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | | | | | | | | | | | | | | | | | Do not treat $__ABC_FF_ as a user cellEddie Hung2019-06-151-21/+6
| * | | | | | | | | | | | | | | | | | | | | | CleanupEddie Hung2019-06-151-10/+7
| * | | | | | | | | | | | | | | | | | | | | | Use $__ABC_FF_ instead of $_FF_Eddie Hung2019-06-151-13/+21
| * | | | | | | | | | | | | | | | | | | | | | Fix initialisation of flopsEddie Hung2019-06-151-2/+3
| * | | | | | | | | | | | | | | | | | | | | | Map to $_FF_ instead of $_DFF_P_ to prevent recursion issuesEddie Hung2019-06-151-13/+13
| * | | | | | | | | | | | | | | | | | | | | | For now, short $_DFF_[NP]_ from ff_map.v at re-integrationEddie Hung2019-06-151-0/+8
* | | | | | | | | | | | | | | | | | | | | | | Rename conflicting wires on flatten/techmap, add "hierconn" attribute, fixes ...Clifford Wolf2019-09-051-8/+24
* | | | | | | | | | | | | | | | | | | | | | | Add flatten handling of pre-existing wires as created by interfaces, fixes #1145Clifford Wolf2019-09-051-8/+20
| |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ |/| | | | | | | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | | | | | | | Adopt @cliffordwolf's suggestionEddie Hung2019-09-031-10/+3
* | | | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/deferred_topEddie Hung2019-09-038-202/+618
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | | | Merge pull request #1344 from YosysHQ/eddie/ice40_signed_maccEddie Hung2019-09-011-5/+0
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | | | | | | Do not restrict multiplier to unsignedEddie Hung2019-08-301-5/+0
| | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / | | |/| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | | | Fix select command error msg, fixes issue #1081Miodrag Milanovic2019-09-011-2/+2
| * | | | | | | | | | | | | | | | | | | | | Missing dep for test_pmgenEddie Hung2019-08-301-1/+1
| | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | | Merge pull request #1340 from YosysHQ/eddie/abc_no_cleanEddie Hung2019-08-301-16/+10
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | |/ / / / / / / / / / / / / / / / / / / | |/| | | | | | | | | | | | | | | | | | |
| | * | | | | | | | | | | | | | | | | | | Output has priority over input when stitching in abc9Eddie Hung2019-08-291-13/+10
| | * | | | | | | | | | | | | | | | | | | abc9 to not call "clean" at end of run (often called outside)Eddie Hung2019-08-291-3/+0
| | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ | | |/| | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/xilinx_srlEddie Hung2019-08-302-2/+37
| |\| | | | | | | | | | | | | | | | | |
| | * | | | | | | | | | | | | | | | | | Fix typo that's gone unnoticed for 5 months!?!Eddie Hung2019-08-291-1/+1
| | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / | | |/| | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | CleanupEddie Hung2019-08-281-4/+0
| * | | | | | | | | | | | | | | | | | Account for D port being a constantEddie Hung2019-08-281-4/+4
| | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | No need to replace Q of slice since $shiftx is autoremove-dEddie Hung2019-08-281-1/+0
| * | | | | | | | | | | | | | | | | More cleanupEddie Hung2019-08-281-12/+14
| * | | | | | | | | | | | | | | | | More cleanupEddie Hung2019-08-281-9/+6
| * | | | | | | | | | | | | | | | | Do not use default_params dict, hardcode default values, cleanupEddie Hung2019-08-282-25/+21
| * | | | | | | | | | | | | | | | | Always generate if no matchEddie Hung2019-08-281-1/+1
| * | | | | | | | | | | | | | | | | Rename test_pmgen arg xilinx_srl.{fixed,variable}Eddie Hung2019-08-281-2/+2
| * | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/xilinx_srlEddie Hung2019-08-285-89/+457
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | | | | Missing close bracketEddie Hung2019-08-261-1/+1
| * | | | | | | | | | | | | | | | | | Revert "In sat: 'x' in init attr should not override constant"Eddie Hung2019-08-261-2/+0
| * | | | | | | | | | | | | | | | | | Remove leftover headerEddie Hung2019-08-261-1/+0
| * | | | | | | | | | | | | | | | | | Improve xilinx_srl.fixed generate, add .variable generateEddie Hung2019-08-261-26/+75
| * | | | | | | | | | | | | | | | | | Account for maxsubcnt overflowingEddie Hung2019-08-261-1/+1
| * | | | | | | | | | | | | | | | | | Add xilinx_srl_pm.variable to test_pmgenEddie Hung2019-08-261-0/+2
| * | | | | | | | | | | | | | | | | | Populate generate for xilinx_srl.fixed patternEddie Hung2019-08-261-22/+54
| * | | | | | | | | | | | | | | | | | Add xilinx_srl_fixed, fix typosEddie Hung2019-08-261-2/+6
| * | | | | | | | | | | | | | | | | | Create new $__XILINX_SHREG_ cell for variable length tooEddie Hung2019-08-231-31/+30
| * | | | | | | | | | | | | | | | | | Do not allow Q of last cell of variable length SRL to be (* keep *)Eddie Hung2019-08-231-0/+1
| * | | | | | | | | | | | | | | | | | Also add first.Q to chain_bits since variable lengthEddie Hung2019-08-231-0/+1
| * | | | | | | | | | | | | | | | | | Do not enforce !EN_POLARITY on $dffeEddie Hung2019-08-231-2/+0
| * | | | | | | | | | | | | | | | | | Create new cell for fixed length SRLEddie Hung2019-08-231-14/+22
| * | | | | | | | | | | | | | | | | | Cleanup FDRE matchingEddie Hung2019-08-231-45/+19
| * | | | | | | | | | | | | | | | | | Oops don't need a finally blockEddie Hung2019-08-231-5/+0
| * | | | | | | | | | | | | | | | | | Keep track of bits in variable length chain, to check for tapsEddie Hung2019-08-231-0/+12
| * | | | | | | | | | | | | | | | | | Don't forget $dff has no ENEddie Hung2019-08-231-2/+4
| * | | | | | | | | | | | | | | | | | Same for variable lengthEddie Hung2019-08-231-2/+10
| * | | | | | | | | | | | | | | | | | Filter on en_port for fixed lengthEddie Hung2019-08-231-4/+24
| * | | | | | | | | | | | | | | | | | Check clock is consistentEddie Hung2019-08-231-5/+25
| * | | | | | | | | | | | | | | | | | Fix last_cell.DEddie Hung2019-08-231-2/+1
| * | | | | | | | | | | | | | | | | | Revert "Add a unique argument to pmgen's nusers()"Eddie Hung2019-08-231-8/+4