aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Collapse)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-273-7/+18
|\
| * Merge pull request #1536 from YosysHQ/eddie/xilinx_dsp_muladdEddie Hung2019-11-271-3/+3
| |\ | | | | | | xilinx_dsp: consider sign and zero-extension when packing post-multiplier adder
| | * Check for either sign or zero extension for postAdd packingEddie Hung2019-11-261-3/+3
| | |
| * | Merge pull request #1501 from YosysHQ/dave/mem_copy_attrClifford Wolf2019-11-271-0/+4
| |\ \ | | | | | | | | memory_collect: Copy attr from RTLIL::Memory to cell
| | * | memory_collect: Copy attr from RTLIL::Memory to cellDavid Shah2019-11-181-0/+4
| | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | opt_share: Fix handling of fine cells.Marcin Koƛcielnicki2019-11-271-4/+11
| | |/ | |/| | | | | | | Fixes #1525.
* | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-7/+3
|\ \ \
| * | | Do not replace constants with same wireEddie Hung2019-11-271-7/+3
| | | |
* | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-47/+71
|\| | |
| * | | CleanupEddie Hung2019-11-271-5/+3
| | | |
| * | | Check for nullptrEddie Hung2019-11-271-1/+1
| | | |
| * | | Stray log_dumpEddie Hung2019-11-271-1/+0
| | | |
| * | | Revert "submod to bitty rather bussy, for bussy wires used as input and output"Eddie Hung2019-11-271-40/+71
| | | | | | | | | | | | | | | | This reverts commit cba3073026711e7683c46ba091c56a5c5a041a45.
| * | | Promote output wires in sigmap so that can be detectedEddie Hung2019-11-261-8/+4
| | | |
| * | | Fix submod -hiddenEddie Hung2019-11-261-5/+6
| | | |
| * | | Add -hidden option to submodEddie Hung2019-11-261-11/+25
| | | |
| * | | Update docs with bullet pointsEddie Hung2019-11-261-10/+9
| | | |
| * | | Move \init from source wire to submod if output portEddie Hung2019-11-251-0/+7
| | | |
* | | | Fix submod -hiddenEddie Hung2019-11-261-5/+6
| | | |
* | | | clkpart to use 'submod -hidden'Eddie Hung2019-11-261-1/+1
| | | |
* | | | Add -hidden option to submodEddie Hung2019-11-261-20/+40
| | | |
* | | | Fix debugEddie Hung2019-11-251-3/+3
| | | |
* | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-251-0/+41
|\ \ \ \ | | |/ / | |/| |
| * | | clkbufmap: Add support for inverters in clock path.Marcin Koƛcielnicki2019-11-251-0/+41
| | | |
* | | | abc9 to contain time callEddie Hung2019-11-251-1/+1
| | | |
* | | | abc9 to no longer to clock partitioning, operate on whole modules onlyEddie Hung2019-11-251-139/+32
| | | |
* | | | clkpart to analyse async flops tooEddie Hung2019-11-251-0/+8
| | | |
* | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-231-2/+3
|\ \ \ \
| * | | | More oopsiesEddie Hung2019-11-231-2/+3
| | | | |
* | | | | Conditioning abc9 on POs not accurate due to cellsEddie Hung2019-11-231-15/+6
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-231-13/+27
|\| | | |
| * | | | Print ".en=" only if there is an enable signalEddie Hung2019-11-231-1/+1
| | | | |
| * | | | Escape IdStringsEddie Hung2019-11-231-3/+2
| | | | |
| * | | | More sane naming of submodEddie Hung2019-11-231-2/+2
| | | | |
| * | | | Add -set_attr option, -unpart to take attr nameEddie Hung2019-11-231-10/+25
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-231-18/+34
|\| | | |
| * | | | Do not use log_signal() for empty SigSpec to prevent "{ }"Eddie Hung2019-11-221-2/+4
| | | | |
| * | | | Call submod once, more meaningful submod names, ignore largest domainEddie Hung2019-11-221-18/+32
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-223-1/+1
|\| | | |
| * | | | Move clkpart into passes/hierarchyEddie Hung2019-11-223-1/+1
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-48/+39
|\ \ \ \ \ | | |_|/ / | |/| | |
| * | | | submod to bitty rather bussy, for bussy wires used as input and outputEddie Hung2019-11-221-48/+39
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-2/+10
|\| | | |
| * | | | Constant driven signals are also an input to submodulesEddie Hung2019-11-221-2/+10
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-1/+0
|\| | | |
| * | | | OopsEddie Hung2019-11-221-1/+0
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-221-8/+9
|\ \ \ \ \ | | |/ / / | |/| | |
| * | | | Only action if there is more than one clock domainEddie Hung2019-11-221-7/+8
| | | | |
| * | | | Replace TODOEddie Hung2019-11-221-1/+1
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-1/+19
|\ \ \ \ \ | | |/ / / | |/| | |