aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Expand)AuthorAgeFilesLines
* Do not call abc9 if no outputsEddie Hung2019-06-121-54/+65
* More write_xaiger cleanupEddie Hung2019-06-121-1/+1
* ConsistencyEddie Hung2019-06-121-1/+1
* Merge branch 'xc7mux' into xaigEddie Hung2019-06-121-1/+1
|\
| * Typo: wire delay is -W argumentEddie Hung2019-06-121-1/+1
* | Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7...Eddie Hung2019-06-121-6/+3
* | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"Eddie Hung2019-06-122-267/+0
* | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"Eddie Hung2019-06-121-14/+10
* | Retry "Add "-W' wire delay arg to abc9, use from synth_xilinx"Eddie Hung2019-06-121-5/+13
* | Revert "Add "-W' wire delay arg to abc9, use from synth_xilinx"Eddie Hung2019-06-121-13/+5
|/
* Add "-W' wire delay arg to abc9, use from synth_xilinxEddie Hung2019-06-111-5/+13
* Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7...Eddie Hung2019-06-111-15/+10
* Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7muxEddie Hung2019-06-111-10/+15
|\
| * Try way that doesn't involve creating a new wireEddie Hung2019-06-111-10/+15
* | Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7muxEddie Hung2019-06-101-3/+6
|\|
| * If d_bit already in sigbit_chain_next, create extra wireEddie Hung2019-06-101-3/+6
| * Allow muxcover costs to be changedEddie Hung2019-06-071-12/+42
* | Revert "Rename shregmap -tech xilinx -> xilinx_dynamic"Eddie Hung2019-06-101-4/+4
* | Revert "shregmap -tech xilinx_dynamic to work -params and -enpol"Eddie Hung2019-06-101-26/+6
* | Revert "Refactor to ShregmapTechXilinx7Static"Eddie Hung2019-06-101-86/+46
* | Revert "Add -tech xilinx_static"Eddie Hung2019-06-101-13/+2
* | Revert "Continue support for ShregmapTechXilinx7Static"Eddie Hung2019-06-101-81/+30
* | Revert "shregmap -tech xilinx_static to handle INIT"Eddie Hung2019-06-101-32/+22
* | Fine tune aigerparseEddie Hung2019-06-071-1/+5
* | Allow muxcover costs to be changedEddie Hung2019-06-071-12/+42
* | Merge remote-tracking branch 'origin/eddie/muxpack' into xc7muxEddie Hung2019-06-061-10/+14
|\ \
| * | Fix and test for balanced caseEddie Hung2019-06-061-10/+14
* | | Merge remote-tracking branch 'origin/eddie/muxpack' into xc7muxEddie Hung2019-06-065-2/+277
|\| |
| * | Support cascading $pmux.A with $mux.A and $mux.BEddie Hung2019-06-061-17/+25
| * | More cleanupEddie Hung2019-06-061-15/+20
| * | Fix spacingEddie Hung2019-06-061-6/+5
| * | Non chain user check using next_sigEddie Hung2019-06-061-7/+5
| * | Move muxpack from passes/techmap to passes/optEddie Hung2019-06-063-1/+1
| * | Update docEddie Hung2019-06-061-4/+5
| * | Add tests, fix for !=Eddie Hung2019-06-061-9/+32
| * | Missing fileEddie Hung2019-06-061-0/+232
| * | Initial adaptation of muxpack from shregmapEddie Hung2019-06-061-0/+1
| |/
| * Merge pull request #1071 from YosysHQ/eddie/fix_1070Clifford Wolf2019-06-061-2/+2
| |\
| | * Fix typo in opt_rmdffEddie Hung2019-06-051-2/+2
| * | Merge pull request #1072 from YosysHQ/eddie/fix_1069Clifford Wolf2019-06-061-0/+5
| |\ \
| | * | Error out if no top module given before 'sim'Eddie Hung2019-06-051-0/+5
| | |/
| * / Missing doc for -tech xilinx in shregmapEddie Hung2019-06-051-0/+3
| |/
| * Merge pull request #1067 from YosysHQ/clifford/fix1065Eddie Hung2019-06-051-1/+1
| |\
* | | shregmap -tech xilinx_static to handle INITEddie Hung2019-06-051-22/+32
* | | Continue support for ShregmapTechXilinx7StaticEddie Hung2019-06-051-30/+81
* | | Add -tech xilinx_staticEddie Hung2019-06-051-2/+13
* | | Refactor to ShregmapTechXilinx7StaticEddie Hung2019-06-051-46/+86
* | | shregmap -tech xilinx_dynamic to work -params and -enpolEddie Hung2019-06-051-6/+26
* | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-052-27/+95
|\| |
| * | Major rewrite of wire selection in setundef -initClifford Wolf2019-06-051-30/+89