aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap
Commit message (Expand)AuthorAgeFilesLines
* Bugfix in techmap parameter handlingClifford Wolf2016-09-141-1/+1
* Fixed some compiler warnings in attrmap commandClifford Wolf2016-08-101-4/+4
* Added "attrmap" commandClifford Wolf2016-08-093-0/+253
* Added "attrmvcp" passClifford Wolf2016-08-092-0/+138
* Undo "preserve wire attributes in iopadmap" change (it was OK before)Clifford Wolf2016-08-081-1/+1
* preserve wire attributes in iopadmapClifford Wolf2016-08-061-1/+1
* Added "insbuf" commandClifford Wolf2016-08-022-0/+95
* Bugfix in "abc -script" handlingClifford Wolf2016-06-191-53/+50
* Added "deminout"Clifford Wolf2016-06-192-0/+117
* Added "dc2" to default ABC scriptsClifford Wolf2016-06-171-5/+5
* Added "abc -I <num> -P <num>"Clifford Wolf2016-06-171-8/+33
* Improved support for $sop cellsClifford Wolf2016-06-171-0/+31
* Added $sop cell type and "abc -sop"Clifford Wolf2016-06-171-6/+23
* Updated ABC to hg rev b5df6e2b76f0Clifford Wolf2016-06-171-9/+9
* Added "nlutmap -assert"Clifford Wolf2016-06-091-0/+14
* Added support for "keep" attribute to shregmapClifford Wolf2016-05-071-2/+2
* Fixed preservation of important attributes in techmapClifford Wolf2016-05-061-4/+32
* Changed port names in greenpak shregmapAndrew Zonenberg2016-05-041-1/+1
* Added tristate buffer support to iopadmapClifford Wolf2016-05-041-4/+161
* Fixed iopadmap attribute handlingClifford Wolf2016-05-041-0/+1
* Improvements in greenpak4 shreg mappingClifford Wolf2016-04-231-16/+35
* Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-04-231-0/+1
|\
| * Added "shregmap -zinit" for greenpak4 techClifford Wolf2016-04-231-0/+1
* | Fixed typo in help textAndrew Zonenberg2016-04-221-1/+1
|/
* Added "shregmap -tech greenpak4"Clifford Wolf2016-04-221-6/+97
* Added "yosys -D" featureClifford Wolf2016-04-2119-31/+31
* Added "shregmap -params"Clifford Wolf2016-04-181-4/+43
* Added "shregmap -zinit" and "shregmap -init"Clifford Wolf2016-04-181-2/+65
* Improvements in "shregmap"Clifford Wolf2016-04-171-30/+140
* Added "shregmap" passClifford Wolf2016-04-162-0/+262
* Fixed copy&paste error in log message in lut2muxClifford Wolf2016-04-161-1/+1
* Prefer noninverting FFs in dfflibmapClifford Wolf2016-04-051-4/+20
* Fixed handling of inverters (aka 1-input luts) in nlutmapClifford Wolf2016-03-231-2/+2
* Improvements in ABCEXTERNAL handlingClifford Wolf2016-03-192-8/+17
* Support calling out to an external ABC.Sergey Kvachonok2016-03-191-4/+8
* Using "mfs" and "lutpack" in ABC lut mappingClifford Wolf2016-03-071-5/+14
* Fixed some visual studio warningsClifford Wolf2016-02-131-1/+1
* Improved dffsr2dff passClifford Wolf2016-02-021-5/+50
* Added dffsr2dffClifford Wolf2016-02-022-0/+169
* Added "abc -luts" option, Improved Xilinx logic mappingClifford Wolf2016-02-011-13/+37
* Improvements in dfflibmap (FFs with Q/QN outputs, DFFs from ADFFs)Clifford Wolf2016-02-011-8/+68
* More clang sanitizer stuffClifford Wolf2016-01-311-1/+1
* Added "abc -g"Clifford Wolf2015-11-101-11/+48
* Fix a segfault in dffinit when the value has too few bitsMarcus Comstedt2015-11-081-1/+1
* Bugfix in mapping $tribuf to $_TBUF_Clifford Wolf2015-11-051-1/+1
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-257-12/+12
* equiv_purge bugfix, using SigChunk in Yosys namespaceClifford Wolf2015-10-242-2/+2
* Fixed "flatten" for unconnected inout portsClifford Wolf2015-10-131-1/+1
* Added nlutmapClifford Wolf2015-09-182-0/+174
* Added lut2mux passClifford Wolf2015-09-182-0/+94
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-17 13:57:45 +0000