index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
passes
/
sat
/
eval.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Added generic RTLIL::SigSpec::parse_sel() with support for selection variables
Clifford Wolf
2014-02-06
1
-4
/
+4
*
Major rewrite of "freduce" command
Clifford Wolf
2014-01-02
1
-1
/
+1
*
Fixed compiler warining in passes/sat/eval.cc
Clifford Wolf
2013-12-07
1
-2
/
+2
*
Added eval -set-undef and eval -table
Clifford Wolf
2013-12-07
1
-11
/
+140
*
Improvements in satgen undef handling
Clifford Wolf
2013-11-25
1
-14
/
+39
*
Improvements in satgen undef handling
Clifford Wolf
2013-11-25
1
-4
/
+20
*
Started implementing undef handling in satgen
Clifford Wolf
2013-11-25
1
-9
/
+30
*
Improved user-friendliness of "sat" and "eval" expression parsing
Clifford Wolf
2013-11-09
1
-17
/
+13
*
Added verification of SAT model to "eval -vloghammer_report" command
Clifford Wolf
2013-11-09
1
-0
/
+43
*
Added handling of unconnected/unspecified signals to eval -vloghammer_report
Clifford Wolf
2013-11-06
1
-2
/
+6
*
Added correct RTL undef handling to eval vloghammer mode
Clifford Wolf
2013-11-06
1
-3
/
+17
*
Added eval -vloghammer_report mode
Clifford Wolf
2013-11-06
1
-4
/
+142
*
Added eval -brute_force_equiv_checker_x mode
Clifford Wolf
2013-08-15
1
-5
/
+15
*
Added "eval" pass
Clifford Wolf
2013-06-19
1
-0
/
+216