aboutsummaryrefslogtreecommitdiffstats
path: root/kernel
Commit message (Expand)AuthorAgeFilesLines
* Add support for cell arraysClifford Wolf2014-06-071-1/+2
* Improved error message for options after front-end filename argumentsClifford Wolf2014-06-041-0/+4
* workaround for OpenBSD 'stdout' implementationClifford Wolf2014-05-031-1/+2
* workaround for OpenBSD 'stdin' implementationClifford Wolf2014-05-021-1/+2
* Added support for dlatchsr cellsClifford Wolf2014-03-313-1/+71
* Fixed typo in RTLIL::Module::addAdff()Clifford Wolf2014-03-171-1/+1
* Fixed typo in RTLIL::Module::{addSshl,addSshr}Clifford Wolf2014-03-151-2/+2
* Added RTLIL::Module::add{Dff,Dffsr,Adff,Dlatch}Gate() APIClifford Wolf2014-03-152-1/+61
* Added log_dump() support for generic pointersClifford Wolf2014-03-141-0/+3
* Progress in Verific bindingsClifford Wolf2014-03-141-1/+1
* Added RTLIL::Module::Add{Inv,And,Or,Xor,Mux}Gate APIClifford Wolf2014-03-142-0/+48
* Hotfix for kernel/compatibility.hClifford Wolf2014-03-131-1/+2
* Merged OSX fixes from Siesh1oo with some modificationsClifford Wolf2014-03-135-2/+176
* - kernel/register.h, kernel/driver.cc: refactor rewrite_yosys_exe()/get_shar...Siesh1oo2014-03-122-34/+39
* Added libs/minisat (copy of minisat git master)Clifford Wolf2014-03-121-6/+1
* Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosysClifford Wolf2014-03-113-0/+18
* Fixed a typo in RTLIL::Module::addReduce...Clifford Wolf2014-03-101-5/+5
* Added RTLIL::Module::add... helper methodsClifford Wolf2014-03-102-0/+293
* Fixed use of frozen literals in SatGenClifford Wolf2014-03-061-3/+2
* Strictly zero-extend unsigned A-inputs of shift operationsClifford Wolf2014-03-062-3/+3
* Fixed const folding of $bu0 cellsClifford Wolf2014-02-271-1/+1
* Added support for $bu0 to SatGenClifford Wolf2014-02-261-4/+4
* Added support for Minisat::SimpSolver + ezSAT frezze() APIClifford Wolf2014-02-231-0/+1
* Fixed small memory leak in Pass::call()Clifford Wolf2014-02-231-1/+4
* Added "design -push" and "design -pop"Clifford Wolf2014-02-201-0/+4
* Improved checking of internal cell conventionsClifford Wolf2014-02-081-8/+17
* Added $slice and $concat to CellTypes listClifford Wolf2014-02-071-0/+2
* Added $slice and $concat cell typesClifford Wolf2014-02-073-4/+54
* Stronger checking of internal cellsClifford Wolf2014-02-071-29/+37
* Added echo commandClifford Wolf2014-02-073-4/+47
* Added generic RTLIL::SigSpec::parse_sel() with support for selection variablesClifford Wolf2014-02-062-0/+19
* Added support for #-comments in same line as commandClifford Wolf2014-02-061-0/+2
* Added support for backslash continuation in script filesClifford Wolf2014-02-061-2/+13
* Fixed bug in sequential sat proofs and improved handling of assertsClifford Wolf2014-02-041-7/+16
* Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)Clifford Wolf2014-02-031-0/+2
* Added RTLIL::SigSpec::to_single_sigbit()Clifford Wolf2014-02-022-0/+10
* Added yosys -H for command listClifford Wolf2014-01-301-1/+7
* Added -h command line optionClifford Wolf2014-01-291-2/+8
* Added $assert support to satgenClifford Wolf2014-01-191-0/+21
* Added $assert cellClifford Wolf2014-01-192-0/+8
* Some improvements in log_dump_val_worker() templatesClifford Wolf2014-01-171-1/+6
* Added select -assert-none and -assert-anyClifford Wolf2014-01-171-0/+3
* Fixed SAT and ConstEval undef handling for $pmux and $safe_pmuxClifford Wolf2014-01-032-10/+43
* Added RTLIL::SigSpec::optimized() APIClifford Wolf2014-01-032-0/+8
* Added correct handling of $memwr priorityClifford Wolf2014-01-031-0/+1
* Added SAT undef model for $pmux and $safe_pmuxClifford Wolf2014-01-021-4/+19
* Major rewrite of "freduce" commandClifford Wolf2014-01-021-5/+3
* Added additional checks for A_SIGNED == B_SIGNED for cells with that constraintClifford Wolf2013-12-311-4/+11
* Fixed undef extend for bitwise binary ops (bugs in simplemap and satgen)Clifford Wolf2013-12-291-11/+8
* Added $bu0 cell (for easy correct $eq/$ne mapping)Clifford Wolf2013-12-284-1/+12