aboutsummaryrefslogtreecommitdiffstats
path: root/kernel/sigtools.h
Commit message (Expand)AuthorAgeFilesLines
* kernel: const Wire* overload -> Wire* !!!Eddie Hung2020-03-261-1/+1
* kernel: use const reference for SigSet tooEddie Hung2020-03-171-18/+18
* kernel: SigPool to use const& + overloads to prevent implicit SigSpecEddie Hung2020-03-121-19/+25
* SpacingEddie Hung2019-09-131-1/+1
* Use template specialisationEddie Hung2019-09-131-2/+9
* GrammarEddie Hung2019-09-121-1/+1
* static_assert to enforce this going forwardEddie Hung2019-09-121-0/+2
* SigMap performance improvementClifford Wolf2016-02-011-1/+7
* Re-added SigMap::allbits()Clifford Wolf2015-11-301-0/+9
* Improved SigMap performanceClifford Wolf2015-10-281-5/+8
* Improvements in new SigMapClifford Wolf2015-10-281-5/+16
* Removed old SigMap implementationClifford Wolf2015-10-271-224/+0
* Added hashlib::mfp and new SigMapClifford Wolf2015-10-271-0/+91
* Added SigMap::allbits()Clifford Wolf2015-08-311-0/+8
* Fixed trailing whitespacesClifford Wolf2015-07-021-2/+2
* Added "equiv_induct -undef"Clifford Wolf2015-01-311-1/+1
* dict/pool changes in opt_cleanClifford Wolf2014-12-291-0/+9
* Using Yosys::dict and Yosys::pool in sigtools.hClifford Wolf2014-12-261-4/+7
* Renamed SIZE() to GetSize() because of name collision on Win32Clifford Wolf2014-10-101-4/+4
* Added ModIndex helper class, some changes to RTLIL::MonitorClifford Wolf2014-08-011-0/+13
* Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespaceClifford Wolf2014-07-311-3/+5
* Using log_assert() instead of assert()Clifford Wolf2014-07-281-7/+6
* Added SigPool::check(bit)Clifford Wolf2014-07-271-0/+5
* Changed users of cell->connections_ to the new API (sed command)Clifford Wolf2014-07-261-1/+1
* Renamed RTLIL::{Module,Cell}::connections to connections_Clifford Wolf2014-07-261-1/+1
* Removed RTLIL::SigSpec::expand() methodClifford Wolf2014-07-231-145/+80
* Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3Clifford Wolf2014-07-231-2/+2
* Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3Clifford Wolf2014-07-231-2/+2
* SigSpec refactoring: More cleanups of old SigSpec use patternClifford Wolf2014-07-221-54/+39
* SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created...Clifford Wolf2014-07-221-4/+4
* SigSpec refactoring: using the accessor functions everywhereClifford Wolf2014-07-221-25/+25
* SigSpec refactoring: renamed chunks and width to __chunks and __widthClifford Wolf2014-07-221-25/+25
* Some "const" cleanups in SigMapClifford Wolf2014-07-191-4/+4
* Some fixes to improve determinismClifford Wolf2013-08-091-2/+2
* Fixed SigPool::del() methodClifford Wolf2013-08-061-1/+1
* Improved auto-detection of -show signals in sat_solveClifford Wolf2013-06-081-0/+24
* Added additional functionality and cleanups in sigtools.h and celltypes.hClifford Wolf2013-03-151-0/+24
* Implemented basic functionality of "extract" passClifford Wolf2013-02-271-0/+14
* initial importClifford Wolf2013-01-051-0/+415