iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	add IdString::isPublic()	N. Engelhardt	2020-09-03	1	-0/+2
*	Replace "ILANG" with "RTLIL" everywhere.	whitequark	2020-08-26	3	-10/+10
*	Ensure \A_SIGNED is never used with $shiftx	Xiretza	2020-08-18	1	-1/+5
*	Respect \A_SIGNED for $shift	Xiretza	2020-08-18	2	-42/+22
*	async2sync: Support all FF types.	Marcelina Kościelnicka	2020-07-30	1	-0/+46
*	ffinit: Fortify the code a bit.	Marcelina Kościelnicka	2020-07-28	1	-24/+19
*	satgen: Add support for dffe, sdff, sdffe, sdffce cells.	Marcelina Kościelnicka	2020-07-24	2	-4/+67
*	Add utility module for representing flip-flops.	Marcelina Kościelnicka	2020-07-23	1	-0/+440
*	Add utility module for dealing with init attributes.	Marcelina Kościelnicka	2020-07-23	1	-0/+146
*	techmap: Add _TECHMAP_CELLNAME_ special parameter.	Marcelina Kościelnicka	2020-07-21	1	-0/+1
*	celltypes: Fix EN port name for some FF types.	Marcelina Kościelnicka	2020-07-20	1	-4/+4
*	satgen: Move importCell out of the header.	Marcelina Kościelnicka	2020-07-19	2	-1165/+1189
*	verilog_backend: add `-sv` option, make `-o <filename>.sv` work.	whitequark	2020-07-16	1	-0/+2
*	Merge pull request #2168 from whitequark/assert-unused-exprs	clairexen	2020-06-25	4	-9/+14
\|\
\| *	Use [[maybe_unused]] instead of YS_ATTRIBUTE(unused).	whitequark	2020-06-19	1	-0/+8
\| *	Remove YS_ATTRIBUTE(unused) where present just for log_assert()/log_debug().	whitequark	2020-06-19	2	-4/+4
\| *	Use (and ignore) the expression provided to log_debug in NDEBUG builds.	whitequark	2020-06-19	1	-2/+1
\| *	Use (and ignore) the expression provided to log_assert in NDEBUG builds.	whitequark	2020-06-19	2	-3/+1
* \|	Merge pull request #2135 from boqwxp/qbfsat-timeinfo	clairexen	2020-06-25	1	-10/+8
\|\ \
\| * \|	log: Remove unused `_POSIX_TIMERS` branch in `PerformanceTimer::query()`.	Alberto Gonzalez	2020-06-21	1	-4/+0
\| * \|	log, qbfsat: Include child process time in `PerformanceTimer::query()` and re...	Alberto Gonzalez	2020-06-21	1	-6/+8
\| * \|	qbfsat: Simplify solution format and replace `SigBit::str()` with `log_signal...	Alberto Gonzalez	2020-06-21	1	-8/+0
\| * \|	qbfsat: Use bit precise mapping for hole value wires and a more robust hole s...	Alberto Gonzalez	2020-06-21	1	-0/+8
* \| \|	Add add* functions for the new FF types	Marcelina Kościelnicka	2020-06-23	2	-0/+213
* \| \|	Add new builtin FF types	Marcelina Kościelnicka	2020-06-23	3	-47/+267
\|/ /
* \|	Merge pull request #2177 from boqwxp/dict-iterator-jump	whitequark	2020-06-21	2	-0/+25
\|\ \
\| * \|	dict: Remove guard for past-the-end iterators that might mask problems in sta...	Alberto Gonzalez	2020-06-19	1	-2/+2
\| * \|	hashlib, rtlil: Add `operator+=()` to `dict<>::iterator` and `dict<>::const_i...	Alberto Gonzalez	2020-06-19	2	-0/+25
\| \|/
* /	rtlil: Add `Design::select()` for selecting whole modules.	Alberto Gonzalez	2020-06-19	1	-0/+7
\|/
*	Add missing [[noreturn]] to log_file_error()	Xiretza	2020-06-19	1	-1/+1
*	Use C++11 [[noreturn]] attribute.	whitequark	2020-06-19	3	-8/+5
*	Use C++11 final/override keywords.	whitequark	2020-06-18	6	-33/+25
*	MSVC defines TRANSPARENT too	Anonymous Maarten	2020-06-17	1	-4/+4
*	kernel: guard include of signal.h more precisely.	whitequark	2020-06-13	1	-1/+3
*	RTLIL: add Module::addProcess, use it in Module::cloneInto. NFC.	whitequark	2020-06-09	2	-2/+12
*	flatten: preserve original object names via hdlname attribute.	whitequark	2020-06-08	2	-0/+19
*	RTLIL: use {get,set}_string_attribute in {get,set}_strpool_attribute.	whitequark	2020-06-08	1	-2/+2
*	Merge pull request #2085 from rswarbrick/select	clairexen	2020-06-08	1	-1/+1
\|\
\| *	Pass some more args by reference in select.cc	Rupert Swarbrick	2020-05-27	1	-1/+1
* \|	Merge pull request #2105 from whitequark/split-flatten-off-techmap	clairexen	2020-06-08	2	-0/+14
\|\ \
\| * \|	RTLIL: factor out RTLIL::Module::addMemory. NFC.	whitequark	2020-06-04	2	-0/+14
* \| \|	Merge pull request #2006 from jersey99/signed-in-rtlil-wire	whitequark	2020-06-04	2	-1/+3
\|\ \ \
\| * \| \|	Preserve 'signed'-ness of a verilog wire through RTLIL	Vamsi K Vytla	2020-04-27	2	-1/+3
* \| \| \|	Merge pull request #2070 from hackfin/master	N. Engelhardt	2020-06-04	1	-6/+3
\|\ \ \ \ \| \|_\|/ / \|/\| \| \|
\| * \| \|	idict handling in wrapper	Martin	2020-05-19	1	-6/+3
* \| \| \|	Merge pull request #1862 from boqwxp/cleanup_techmap	clairexen	2020-05-31	2	-0/+11
\|\ \ \ \
\| * \| \| \|	kernel: Try an order-independent approach to hashing `dict`.	Alberto Gonzalez	2020-05-19	1	-5/+3
\| * \| \| \|	kernel: Ensure `dict` always hashes to the same value given the same contents.	Alberto Gonzalez	2020-05-14	1	-3/+6
\| * \| \| \|	kernel: Re-implement `dict` hash code as a `dict` member function instead of ...	Alberto Gonzalez	2020-05-14	1	-20/+14
\| * \| \| \|	techmap: prefix special wires with backslash for use as IdString	Eddie Hung	2020-05-14	2	-1/+2