index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
Commit message (
Expand
)
Author
Age
Files
Lines
*
Skip verific primitives and operators import by default
Miodrag Milanovic
2022-10-14
1
-0
/
+1
*
Add option to import all cells from all libraries
Miodrag Milanovic
2022-10-14
1
-1
/
+30
*
fix whitespace
Miodrag Milanovic
2022-10-10
1
-1
/
+1
*
Merge pull request #3452 from ALGCDG/master
Miodrag Milanović
2022-10-10
1
-1
/
+8
|
\
|
*
Changing error reason string to be based on lut input plane limit constant.
Archie
2022-10-02
1
-1
/
+1
|
*
Adding check for BLIF names command input plane size.
Archie
2022-08-21
1
-1
/
+8
*
|
Fix handling of verific -L options, add implicit "-L work"
Claire Xenia Wolf
2022-10-10
1
-0
/
+14
*
|
Add support for EDIF file reading using Verific
Miodrag Milanovic
2022-10-04
1
-1
/
+47
*
|
support file content redirection for verific frontened
Miodrag Milanovic
2022-09-28
1
-14
/
+60
*
|
Add comment for future self
Miodrag Milanovic
2022-09-28
1
-0
/
+7
*
|
Handle attributes imported from verific
Miodrag Milanovic
2022-09-28
1
-5
/
+24
*
|
Import memory attributes
Miodrag Milanovic
2022-09-21
1
-0
/
+1
*
|
verific: better fix for read callback
Miodrag Milanovic
2022-09-07
1
-5
/
+3
*
|
verific: fix crash when using prep right after read
Miodrag Milanovic
2022-09-07
1
-0
/
+3
*
|
Fitting help messages to 80 character width
KrystalDelusion
2022-08-24
1
-6
/
+6
|
/
*
set default_nettype to wire for resetall
Miodrag Milanovic
2022-08-10
1
-0
/
+1
*
resetall does not affect text defines, but undefineall does
Miodrag Milanovic
2022-08-10
1
-0
/
+4
*
Encode filename unprintable chars
Miodrag Milanovic
2022-08-08
3
-27
/
+27
*
verific - make filepath handling compatible with verilog frontend
Miodrag Milanovic
2022-08-08
1
-15
/
+29
*
Merge pull request #3089 from YosysHQ/gatecat/liberty_wb
Miodrag Milanović
2022-08-01
1
-0
/
+14
|
\
|
*
Add read_liberty -wb
gatecat
2021-11-25
1
-0
/
+14
*
|
Setting wire upto in verific import
Miodrag Milanovic
2022-07-29
1
-2
/
+5
*
|
Update README
Miodrag Milanović
2022-07-28
1
-1
/
+1
*
|
Upadte documentation and changelog
Miodrag Milanovic
2022-07-04
1
-0
/
+1
*
|
Update to new verific extensions inteface
Miodrag Milanovic
2022-06-30
1
-3
/
+29
*
|
Add check for BLIF with no model name
Archie
2022-06-22
1
-1
/
+4
*
|
Revert "use new verific extensions library"
Miodrag Milanovic
2022-06-21
1
-70
/
+54
*
|
use new verific extensions library
Miodrag Milanovic
2022-06-17
1
-54
/
+70
*
|
removed deprecated features code
Miodrag Milanovic
2022-06-13
1
-235
/
+0
*
|
verific: Added "-vlog-libext" option to specify search extension for libraries
Miodrag Milanovic
2022-06-09
1
-1
/
+16
*
|
verific: proper file location for readmem commands
Miodrag Milanovic
2022-06-04
1
-0
/
+33
*
|
verilog: fix width/sign detection for functions
Zachary Snow
2022-05-30
1
-5
/
+7
*
|
verilog: fix size and signedness of array querying functions
Jannis Harder
2022-05-30
2
-3
/
+2
*
|
verilog: fix $past's signedness
Jannis Harder
2022-05-25
2
-1
/
+2
*
|
verilog: fix signedness when removing unreachable cases
Jannis Harder
2022-05-24
1
-0
/
+1
*
|
fix text to fit 80 columns
Miodrag Milanovic
2022-05-23
1
-6
/
+9
*
|
Update verific command file documentation
Miodrag Milanovic
2022-05-23
1
-17
/
+19
*
|
Use analysis mode if set in file
Miodrag Milanovic
2022-05-23
1
-2
/
+2
*
|
verific: Use new value change logic also for $stable of wide signals.
Jannis Harder
2022-05-11
1
-7
/
+29
*
|
Merge pull request #3305 from jix/sva_value_change_logic
Jannis Harder
2022-05-09
1
-10
/
+25
|
\
\
|
*
|
verific: Improve logic generated for SVA value change expressions
Jannis Harder
2022-05-09
1
-10
/
+25
*
|
|
verific: Fix conditions of SVAs with explicit clocks within procedures
Jannis Harder
2022-05-03
3
-5
/
+16
|
/
/
*
|
Ignore merging past ffs that we are not properly merging
Miodrag Milanovic
2022-04-29
1
-0
/
+1
*
|
verific: allow memories to be inferred in loops (vhdl)
Miodrag Milanovic
2022-04-18
1
-0
/
+1
*
|
verific: allow memories to be inferred in loops
N. Engelhardt
2022-04-15
1
-0
/
+1
*
|
sv: fix always_comb auto nosync for nested and function blocks
Zachary Snow
2022-04-05
1
-1
/
+11
*
|
Preserve internal wires for external nets
Miodrag Milanovic
2022-04-01
1
-1
/
+1
*
|
Fix valgrind tests when using verific
Miodrag Milanovic
2022-03-30
1
-0
/
+8
*
|
Properly mark modules imported
Miodrag Milanovic
2022-03-26
1
-2
/
+2
*
|
Import verific netlist in consistent order
Miodrag Milanovic
2022-03-25
2
-23
/
+27
[next]