Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Add force_downto and force_upto wire attributes. | Marcelina Kościelnicka | 2020-05-19 | 2 | -1/+20 |
| | | | | Fixes #2058. | ||||
* | Merge pull request #1926 from YosysHQ/eddie/abc9_auto_dff | Eddie Hung | 2020-05-18 | 2 | -4/+12 |
|\ | | | | | abc9: support seq synthesis when module has (* abc9_flop *) and bypass non-combinatorial (* abc9_box *) | ||||
| * | aiger: -xaiger to return $_FF_ flops | Eddie Hung | 2020-05-14 | 1 | -15/+2 |
| | | |||||
| * | aiger/xaiger: use odd for negedge clk, even for posedge | Eddie Hung | 2020-05-14 | 1 | -4/+3 |
| | | | | | | | | Since abc9 doesn't like negative mergeability values | ||||
| * | aiger: -xaiger to parse initial state back into (* init *) on Q wire | Eddie Hung | 2020-05-14 | 1 | -1/+2 |
| | | |||||
| * | aiger: -xaiger to read $_DFF_[NP]_ back with new clocks created | Eddie Hung | 2020-05-14 | 2 | -3/+24 |
| | | | | | | | | according to mergeability class, and init state as cell attr | ||||
* | | Revert "Add support for non-power-of-two mem chunks in verific importer" | Claire Wolf | 2020-05-17 | 1 | -12/+2 |
|/ | | | | This reverts commit 173aa27ca5ef6e7c0a9277e8da7765adcd63bfe9. | ||||
* | Merge pull request #2045 from YosysHQ/eddie/fix2042 | Eddie Hung | 2020-05-14 | 1 | -1/+13 |
|\ | | | | | verilog: error if no direction given for task arguments, default to input in SV mode | ||||
| * | verilog: default to input in sv mode if task/func has no dir ... | Eddie Hung | 2020-05-13 | 1 | -2/+10 |
| | | | | | | | | otherwise error | ||||
| * | verilog: error out when non-ANSI task/func arguments | Eddie Hung | 2020-05-11 | 1 | -1/+5 |
| | | |||||
* | | Merge pull request #2052 from YosysHQ/claire/verific_memfix | Claire Wolf | 2020-05-14 | 1 | -2/+12 |
|\ \ | | | | | | | Add support for non-power-of-two mem chunks in verific importer | ||||
| * | | Add support for non-power-of-two mem chunks in verific importer | Claire Wolf | 2020-05-14 | 1 | -2/+12 |
| |/ | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | | Merge pull request #2027 from YosysHQ/eddie/verilog_neg_upto | Claire Wolf | 2020-05-14 | 1 | -1/+1 |
|\ \ | |/ |/| | ast: swap range regardless of range_left >= 0 | ||||
| * | ast: swap range regardless of range_left >= 0 | Eddie Hung | 2020-05-04 | 1 | -1/+1 |
| | | |||||
* | | Merge pull request #2022 from Xiretza/fallthroughs | whitequark | 2020-05-08 | 2 | -4/+5 |
|\ \ | | | | | | | Avoid switch fall-through warnings | ||||
| * | | Add YS_FALLTHROUGH macro to mark case fall-through | Xiretza | 2020-05-07 | 2 | -4/+5 |
| | | | | | | | | | | | | | | | C++17 introduced [[fallthrough]], GCC and clang had their own vendored attributes before that. MSVC doesn't seem to have such a warning at all. | ||||
* | | | Merge pull request #2005 from YosysHQ/claire/fix1990 | Claire Wolf | 2020-05-07 | 5 | -16/+82 |
|\ \ \ | |/ / |/| | | Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed offset | ||||
| * | | Fix handling of signed indices in bit slices | Claire Wolf | 2020-05-02 | 1 | -3/+8 |
| | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
| * | | Add AST_SELFSZ and improve handling of bit slices | Claire Wolf | 2020-05-02 | 5 | -7/+22 |
| | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
| * | | Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed ↵ | Claire Wolf | 2020-05-02 | 4 | -7/+53 |
| | | | | | | | | | | | | | | | | | | offset, fixes #1990 Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | | | Merge pull request #2028 from zachjs/master | Eddie Hung | 2020-05-06 | 1 | -1/+6 |
|\ \ \ | | | | | | | | | verilog: allow null gen-if then block | ||||
| * | | | verilog: allow null gen-if then block | Zachary Snow | 2020-05-06 | 1 | -1/+6 |
| | |/ | |/| | |||||
* | | | Merge pull request #2025 from YosysHQ/eddie/frontend_cleanup | Eddie Hung | 2020-05-05 | 6 | -31/+31 |
|\ \ \ | | | | | | | | | frontend: cleanup to use more ID::*, more dict<> instead of map<> | ||||
| * | | | frontend: cleanup to use more ID::*, more dict<> instead of map<> | Eddie Hung | 2020-05-04 | 6 | -31/+31 |
| |/ / | |||||
* | | | Merge pull request #2024 from YosysHQ/eddie/primitive_src | Eddie Hung | 2020-05-05 | 2 | -2/+6 |
|\ \ \ | | | | | | | | | verilog: set src attribute for primitives | ||||
| * | | | verilog: set src attribute for primitives | Eddie Hung | 2020-05-04 | 2 | -2/+6 |
| |/ / | |||||
* / / | verilog: fix specify src attribute | Eddie Hung | 2020-05-04 | 1 | -18/+20 |
|/ / | |||||
* | | Merge pull request #1996 from boqwxp/rtlil_source_locations | Eddie Hung | 2020-05-04 | 1 | -13/+13 |
|\ \ | | | | | | | frontend: Include complete source location instead of just `location.first_line` in `frontends/ast/genrtlil.cc`. | ||||
| * | | frontend: Include complete source location instead of just ↵ | Alberto Gonzalez | 2020-05-01 | 1 | -13/+13 |
| | | | | | | | | | | | | `location.first_line` in `frontends/ast/genrtlil.cc`. | ||||
* | | | aiger: fixes for ports that have start_offset != 0 | Eddie Hung | 2020-05-02 | 1 | -30/+47 |
| |/ |/| | |||||
* | | Merge pull request #2001 from whitequark/wasi | whitequark | 2020-05-01 | 1 | -1/+1 |
|\ \ | | | | | | | Add WASI platform support | ||||
| * | | Add WASI platform support. | whitequark | 2020-04-30 | 1 | -1/+1 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This includes the following significant changes: * Patching ezsat and minisat to disable resource limiting code on WASM/WASI, since the POSIX functions they use are unavailable. * Adding a new definition, YOSYS_DISABLE_SPAWN, present if platform does not support spawning subprocesses (i.e. Emscripten or WASI). This definition hides the definition of `run_command()`. * Adding a new Makefile flag, DISABLE_SPAWN, present in the same condition. This flag disables all passes that require spawning subprocesses for their function. | ||||
* | | | Merge pull request #1981 from YosysHQ/claire/fix1837 | Claire Wolf | 2020-05-01 | 1 | -0/+4 |
|\ \ \ | |/ / |/| | | Clear current_scope when done with RTLIL generation | ||||
| * | | Clear current_scope when done with RTLIL generation, fixes #1837 | Claire Wolf | 2020-04-22 | 1 | -0/+4 |
| | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | | | verific: ignore anonymous enums | Eddie Hung | 2020-04-30 | 1 | -1/+4 |
| | | | |||||
* | | | verific: support VHDL enums too | Eddie Hung | 2020-04-27 | 1 | -13/+43 |
| | | | |||||
* | | | verific: recover wiretype/enum attr as part of import_attributes() | Eddie Hung | 2020-04-27 | 2 | -6/+35 |
| | | | |||||
* | | | Revert "verific: import enum attributes from verific" | Eddie Hung | 2020-04-24 | 1 | -24/+0 |
| |/ |/| | | | | | This reverts commit 5028e17f7db11f901ce9e423dfe2c6f7e68259cc. | ||||
* | | verific: do not assert if wire not found; warn instead | Eddie Hung | 2020-04-23 | 1 | -2/+6 |
| | | |||||
* | | verific: import enum attributes from verific | Eddie Hung | 2020-04-22 | 1 | -0/+20 |
|/ | |||||
* | ilang, ast: Store parameter order and default value information. | Marcelina Kościelnicka | 2020-04-21 | 3 | -5/+13 |
| | | | | Fixes #1819, #1820. | ||||
* | Merge pull request #1851 from YosysHQ/claire/bitselwrite | Claire Wolf | 2020-04-21 | 4 | -15/+207 |
|\ | | | | | Improved rewrite code for writing to bit slice | ||||
| * | Make mask-and-shift the default for bitselwrite | Claire Wolf | 2020-04-16 | 1 | -1/+1 |
| | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
| * | Add LookaheadRewriter for proper bitselwrite support | Claire Wolf | 2020-04-16 | 4 | -4/+144 |
| | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
| * | Improved rewrite code for writing to bit slice (disabled for now) | Claire Wolf | 2020-04-15 | 1 | -12/+64 |
| | | | | | | | | | | | | | | | | | | This adds the new rewrite rule. But it's still missing a check that makes sure the new rewrite rule is actually a valid substitute in the always block being processed. Therefore the new rewrite rule is just disabled for now. Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | | Merge pull request #1961 from whitequark/paramod-original-name | whitequark | 2020-04-21 | 2 | -0/+5 |
|\ \ | | | | | | | ast, rpc: record original name of $paramod\* as \hdlname attribute | ||||
| * | | ast, rpc: record original name of $paramod\* as \hdlname attribute. | whitequark | 2020-04-18 | 2 | -0/+5 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The $paramod name mangling is not invertible (the \ character, which separates the module name from the parameters, is valid in the module name itself), which does not stop people from trying to invert it. This commit makes it easy to invert the name mangling by storing the original name explicitly, and fixes the firrtl backend to use the newly introduced attribute. | ||||
* | | | Extend support for format strings in Verilog front-end | Claire Wolf | 2020-04-18 | 1 | -8/+38 |
| | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | | | Set Verilog source location for explicit blocks (`begin` ... `end`). | Alberto Gonzalez | 2020-04-17 | 1 | -0/+1 |
| | | | |||||
* | | | Add Verilog source location information to `AST_POSEDGE` and `AST_NEGEDGE` ↵ | Alberto Gonzalez | 2020-04-17 | 1 | -0/+2 |
|/ / | | | | | | | nodes. |