diff options
| author | Claire Wolf <clifford@clifford.at> | 2020-05-14 18:06:18 +0200 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2020-05-14 18:06:18 +0200 |
| commit | ee0beb481db09e8faddf22109097649eac04486b (patch) | |
| tree | cb4aedf8d0240326bde38d54875752961252dd20 /frontends | |
| parent | 27b7ffc75444583bbecc70e2d7e2e84bc321f2cf (diff) | |
| parent | 004999218f52cd5a1308023a474ee608b842a5b7 (diff) | |
| download | yosys-ee0beb481db09e8faddf22109097649eac04486b.tar.gz yosys-ee0beb481db09e8faddf22109097649eac04486b.tar.bz2 yosys-ee0beb481db09e8faddf22109097649eac04486b.zip | |
Merge pull request #2027 from YosysHQ/eddie/verilog_neg_upto
ast: swap range regardless of range_left >= 0
Diffstat (limited to 'frontends')
| -rw-r--r-- | frontends/ast/simplify.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/frontends/ast/simplify.cc b/frontends/ast/simplify.cc index 318ffc1be..f629df387 100644 --- a/frontends/ast/simplify.cc +++ b/frontends/ast/simplify.cc @@ -1080,7 +1080,7 @@ bool AstNode::simplify(bool const_fold, bool at_zero, bool in_lvalue, int stage, } if (old_range_valid != range_valid) did_something = true; - if (range_valid && range_left >= 0 && range_right > range_left) { + if (range_valid && range_right > range_left) { int tmp = range_right; range_right = range_left; range_left = tmp; |