index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
Commit message (
Expand
)
Author
Age
Files
Lines
*
read_aiger: also rename "$0"
Eddie Hung
2020-01-14
1
-2
/
+2
*
read_aiger: uniquify wires with $aiger<autoidx> prefix
Eddie Hung
2020-01-13
2
-9
/
+13
*
read_aiger: make $and/$not/$lut the prefix not suffix
Eddie Hung
2020-01-13
1
-5
/
+5
*
read_aiger: consistency between ascii and binary; also name latches
Eddie Hung
2020-01-07
1
-3
/
+9
*
read_aiger: connect identical signals together
Eddie Hung
2020-01-07
1
-0
/
+1
*
read_aiger: cope with latches and POs with same name
Eddie Hung
2020-01-07
1
-2
/
+12
*
read_aiger: default -clk_name to be empty
Eddie Hung
2020-01-07
1
-1
/
+1
*
parse_xaiger to not take box_lookup
Eddie Hung
2019-12-31
2
-18
/
+20
*
parse_xaiger to reorder ports too
Eddie Hung
2019-12-31
1
-41
/
+26
*
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2019-12-20
1
-0
/
+16
|
\
|
*
Merge pull request #1569 from YosysHQ/eddie/fix_1531
Eddie Hung
2019-12-19
1
-0
/
+16
|
|
\
|
|
*
Stray log_dump
Eddie Hung
2019-12-11
1
-1
/
+0
|
|
*
Preserve size of $genval$-s in for loops
Eddie Hung
2019-12-11
1
-0
/
+17
*
|
|
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2019-12-19
4
-7
/
+28
|
\
|
|
|
*
|
Send people to symbioticeda.com instead of verific.com
Clifford Wolf
2019-12-18
2
-5
/
+26
|
*
|
Fixed some missing "verilog_" in documentation
Rodrigo Alejandro Melo
2019-12-13
2
-2
/
+2
|
|
/
*
|
aiger frontend to user shorter, $-prefixed, names
Eddie Hung
2019-12-17
1
-14
/
+14
*
|
Cleanup xaiger, remove unnecessary complexity with inout
Eddie Hung
2019-12-17
1
-23
/
+4
*
|
read_xaiger to cope with optional '\n' after 'c'
Eddie Hung
2019-12-17
1
-2
/
+2
*
|
Name inputs/outputs of aiger 'i%d' and 'o%d'
Eddie Hung
2019-12-13
1
-13
/
+6
*
|
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2019-12-06
2
-5
/
+9
|
\
|
|
*
Merge pull request #1551 from whitequark/manual-cell-operands
Clifford Wolf
2019-12-05
1
-5
/
+5
|
|
\
|
|
*
kernel: require \B_SIGNED=0 on $shl, $sshl, $shr, $sshr.
whitequark
2019-12-04
1
-5
/
+5
|
*
|
read_ilang: do bounds checking on bit indices
Marcin KoĆcielnicki
2019-11-27
1
-0
/
+4
|
|
/
*
|
Call abc9 with "&write -n", and parse_xaiger() to cope
Eddie Hung
2019-12-06
1
-92
/
+85
*
|
Do not connect undriven POs to 1'bx
Eddie Hung
2019-12-06
1
-8
/
+3
*
|
Merge branch 'eddie/clkpart' into xaig_dff
Eddie Hung
2019-11-22
5
-18
/
+88
|
\
|
|
*
Add Verific support for SVA nexttime properties
Clifford Wolf
2019-11-22
1
-0
/
+22
|
*
Improve handling of verific primitives in "verific -import -V" mode
Clifford Wolf
2019-11-22
1
-2
/
+2
|
*
Add Verific SVA support for "always" properties
Clifford Wolf
2019-11-22
1
-5
/
+15
|
*
sv: Correct parsing of always_comb, always_ff and always_latch
David Shah
2019-11-21
2
-5
/
+40
|
*
Correctly treat empty modules as blackboxes in Verific
Clifford Wolf
2019-11-20
1
-1
/
+1
|
*
Do not rename VHDL entities to "entity(impl)" when they are top modules
Clifford Wolf
2019-11-20
2
-5
/
+8
*
|
Consistent log message, ignore 's' extension
Eddie Hung
2019-11-20
1
-2
/
+3
*
|
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2019-11-19
9
-33
/
+260
|
\
|
|
*
Add check for valid macro names in macro definitions
Clifford Wolf
2019-11-07
1
-7
/
+11
|
*
Improve naming scheme for (VHDL) modules imported from Verific
Clifford Wolf
2019-10-24
1
-3
/
+26
|
*
Add "verific -L"
Clifford Wolf
2019-10-24
1
-1
/
+12
|
*
Add "verilog_defines -list" and "verilog_defines -reset"
Clifford Wolf
2019-10-21
1
-0
/
+16
|
*
Fix handling of "restrict" in Verific front-end
Clifford Wolf
2019-10-21
1
-1
/
+1
|
*
Fix parsing of .cname BLIF statements
Clifford Wolf
2019-10-16
1
-1
/
+1
|
*
Add .blackbox support to blif front-end
Clifford Wolf
2019-10-16
1
-0
/
+6
|
*
Use "(id)" instead of "id" for types as temporary hack
Clifford Wolf
2019-10-14
5
-20
/
+187
|
|
\
|
|
*
frontends/ast: code style
David Shah
2019-10-03
1
-2
/
+1
|
|
*
sv: Fix typedefs in blocks
David Shah
2019-10-03
1
-2
/
+2
|
|
*
sv: Disambiguate interface ports
David Shah
2019-10-03
1
-3
/
+19
|
|
*
sv: Fix memories of typedefs
David Shah
2019-10-03
1
-1
/
+1
|
|
*
sv: Add %expect
David Shah
2019-10-03
1
-0
/
+1
|
|
*
sv: Add support for memories of a typedef
David Shah
2019-10-03
1
-6
/
+20
|
|
*
sv: Add support for memory typedefs
David Shah
2019-10-03
2
-3
/
+34
[next]