Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Replace -ignore_redef with -[no]overwrite | Clifford Wolf | 2018-05-03 | 4 | -19/+56 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Support more character literals | Dan Gisselquist | 2018-05-03 | 1 | -1/+9 |
| | |||||
* | Add statement labels for immediate assertions | Clifford Wolf | 2018-04-13 | 1 | -18/+21 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Allow "property" in immediate assertions | Clifford Wolf | 2018-04-12 | 1 | -17/+20 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add PRIM_HDL_ASSERTION support to Verific importer | Clifford Wolf | 2018-04-07 | 1 | -3/+19 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Fix handling of $global_clocking in Verific | Clifford Wolf | 2018-04-06 | 1 | -1/+7 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add read_verilog anyseq/anyconst/allseq/allconst attribute support | Clifford Wolf | 2018-04-06 | 1 | -1/+33 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add Verific anyseq/anyconst/allseq/allconst attribute support | Clifford Wolf | 2018-04-06 | 1 | -2/+36 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add "verific -autocover" | Clifford Wolf | 2018-04-06 | 2 | -5/+17 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Set RAM runtime flags for Verific frontend | makaimann | 2018-04-05 | 1 | -0/+3 |
| | |||||
* | Remove left-over log_ping debug commands.. oops. | Clifford Wolf | 2018-03-31 | 1 | -4/+0 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | First draft of Verilog parser support for specify blocks and parameters. | Udi Finkelstein | 2018-03-27 | 2 | -2/+170 |
| | | | | | The only functionality of this code at the moment is to accept correct specify syntax and ignore it. No part of the specify block is added to the AST | ||||
* | Fix handling of unclocked immediate assertions in Verific front-end | Clifford Wolf | 2018-03-26 | 3 | -17/+42 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Update todo for more features to verificsva.cc | Clifford Wolf | 2018-03-16 | 1 | -3/+3 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Update todo for more features to verificsva.cc | Clifford Wolf | 2018-03-16 | 1 | -0/+1 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add todo for more features to verificsva.cc | Clifford Wolf | 2018-03-16 | 1 | -8/+45 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Improve import of memories via Verific | Clifford Wolf | 2018-03-15 | 1 | -16/+23 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Fix handling of SV compilation units in Verific front-end | Clifford Wolf | 2018-03-14 | 1 | -28/+25 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Fix SVA handling of NON_CONSECUTIVE_REPEAT and GOTO_REPEAT | Clifford Wolf | 2018-03-10 | 1 | -15/+72 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Fix variable name typo in verificsva.cc | Clifford Wolf | 2018-03-10 | 1 | -2/+2 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add support for trivial SVA sequences and properties | Clifford Wolf | 2018-03-10 | 1 | -12/+102 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Use Verific hier_tree component for elaboration | Clifford Wolf | 2018-03-08 | 1 | -0/+54 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Fix Verific handling of "assert property (..);" in always block | Clifford Wolf | 2018-03-07 | 3 | -14/+60 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add "verific -import -V" | Clifford Wolf | 2018-03-07 | 2 | -6/+18 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Set Verific db_preserve_user_nets flag | Clifford Wolf | 2018-03-07 | 1 | -0/+1 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Update comment about supported SVA in verificsva.cc | Clifford Wolf | 2018-03-06 | 1 | -51/+8 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add SVA NON_CONSECUTIVE_REPEAT and GOTO_REPEAT support | Clifford Wolf | 2018-03-06 | 1 | -20/+41 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add SVA first_match() support | Clifford Wolf | 2018-03-06 | 1 | -0/+16 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add SVA within support | Clifford Wolf | 2018-03-06 | 1 | -2/+18 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add support for SVA sequence intersect | Clifford Wolf | 2018-03-06 | 1 | -36/+251 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add get_fsm_accept_reject for parsing SVA properties | Clifford Wolf | 2018-03-06 | 1 | -73/+86 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Simplified SVA "until" handling | Clifford Wolf | 2018-03-06 | 1 | -25/+16 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add proper SVA seq.triggered support | Clifford Wolf | 2018-03-04 | 3 | -37/+102 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add Verific SVA support for "seq and seq" expressions | Clifford Wolf | 2018-03-04 | 1 | -24/+94 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Refactor Verific SVA importer property parser | Clifford Wolf | 2018-03-04 | 1 | -56/+82 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add VerificClocking class and refactor Verific DFF handling | Clifford Wolf | 2018-03-04 | 3 | -126/+196 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add SVA support for sequence OR | Clifford Wolf | 2018-03-03 | 1 | -22/+33 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Fix handling of SVA "until seq.triggered" properties | Clifford Wolf | 2018-03-02 | 1 | -7/+25 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Update SVA cheat sheet in verificsva.cc | Clifford Wolf | 2018-03-02 | 1 | -2/+4 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Fix in Verific SVA importer handling of until_with | Clifford Wolf | 2018-03-01 | 1 | -7/+5 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Fixes and improvements in Verific SVA importer | Clifford Wolf | 2018-03-01 | 3 | -83/+136 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add $rose/$fell support to Verific bindings | Clifford Wolf | 2018-03-01 | 1 | -3/+22 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add support for PRIM_SVA_UNTIL to new SVA importer | Clifford Wolf | 2018-02-28 | 1 | -0/+27 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add DFSM generator to verific SVA importer | Clifford Wolf | 2018-02-28 | 1 | -19/+272 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Continue refactoring of Verific SVA importer code | Clifford Wolf | 2018-02-28 | 3 | -671/+172 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Major redesign of Verific SVA importer | Clifford Wolf | 2018-02-27 | 1 | -5/+573 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add handling of verific OPER_REDUCE_NOR | Clifford Wolf | 2018-02-26 | 1 | -0/+6 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add handling of verific OPER_SELECTOR and OPER_WIDE_SELECTOR | Clifford Wolf | 2018-02-26 | 1 | -0/+13 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add handling of verific OPER_NTO1MUX and OPER_WIDE_NTO1MUX | Clifford Wolf | 2018-02-26 | 1 | -0/+25 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add "SVA syntax cheat sheet" comment to verificsva.cc | Clifford Wolf | 2018-02-26 | 1 | -0/+34 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> |