aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/vhdl2verilog
Commit message (Expand)AuthorAgeFilesLines
* Corrected spelling mistakes found by lintianRuben Undheim2014-09-061-1/+1
* Changed frontend-api from FILE to std::istreamClifford Wolf2014-08-231-4/+4
* Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespaceClifford Wolf2014-07-311-0/+4
* Using log_assert() instead of assert()Clifford Wolf2014-07-281-1/+0
* Added passing of various options to vhdl2verilogClifford Wolf2014-07-121-5/+36
* Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosysClifford Wolf2014-03-111-4/+12
* Fixed gcc compiler warningClifford Wolf2014-03-061-1/+2
* Fixed vhdl2verilog temp dir nameClifford Wolf2014-03-011-1/+1
* Fixed vhdl2verilog help messageClifford Wolf2014-03-011-3/+2
* Added vhdl2verilogClifford Wolf2014-02-212-0/+155