index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
/
verilog
Commit message (
Expand
)
Author
Age
Files
Lines
*
verilog: error on macro invocations with missing argument lists
Zachary Snow
2021-02-19
1
-1
/
+10
*
Merge pull request #2578 from zachjs/genblk-port
Zachary Snow
2021-02-11
1
-4
/
+7
|
\
|
*
verlog: allow shadowing module ports within generate blocks
Zachary Snow
2021-02-07
1
-4
/
+7
*
|
Add missing is_signed to type_atom
Kamil Rakoczy
2021-02-11
1
-4
/
+4
|
/
*
Add check of begin/end labels for genblock
Kamil Rakoczy
2021-02-04
1
-0
/
+2
*
Merge pull request #2529 from zachjs/unnamed-genblk
whitequark
2021-02-04
1
-17
/
+28
|
\
|
*
verilog: significant block scoping improvements
Zachary Snow
2021-01-31
1
-17
/
+28
*
|
verilog: strip leading and trailing spaces in macro args
Zachary Snow
2021-01-28
1
-1
/
+5
|
/
*
Merge pull request #2550 from zachjs/macro-arg-spaces
whitequark
2021-01-25
1
-1
/
+0
|
\
|
*
verilog: allow spaces in macro arguments
Zachary Snow
2021-01-20
1
-1
/
+0
*
|
Allow combination of rand and const modifiers
Zachary Snow
2021-01-21
1
-2
/
+10
*
|
sv: fix support wire and var data type modifiers
Zachary Snow
2021-01-20
1
-9
/
+23
|
/
*
Parse package user type in module port list
Lukasz Dalek
2021-01-18
1
-30
/
+32
*
sv: complete support for implied task/function port directions
Zachary Snow
2020-12-31
1
-0
/
+10
*
Fix SYNTHESIS always being defined in Verilog frontend
georgerennie
2020-12-01
2
-1
/
+3
*
Ignore empty parameters in Verilog module instantiations
Claire Xenia Wolf
2020-10-01
1
-0
/
+3
*
Rewrite multirange arrays sizes [n] as [n-1:0]
Lukasz Dalek
2020-08-03
1
-2
/
+11
*
Treat all bison warnings as errors in verilog front-end
Claire Wolf
2020-07-15
1
-1
/
+1
*
Use %precedence in verilog_parser.y
Claire Wolf
2020-07-15
1
-4
/
+4
*
Fix bison warnings for missing %empty
Claire Wolf
2020-07-15
1
-59
/
+52
*
Run bison with -Wall for verilog front-end
Claire Wolf
2020-07-15
1
-1
/
+1
*
Add missing semicolons
Kamil Rakoczy
2020-07-15
1
-5
/
+5
*
Fix S/R conflicts
Kamil Rakoczy
2020-07-10
1
-1
/
+2
*
Fix R/R conflicts
Kamil Rakoczy
2020-07-10
1
-10
/
+1
*
Revert "Revert PRs #2203 and #2244."
Kamil Rakoczy
2020-07-10
1
-10
/
+19
*
verilog_parser: turn S/R and R/R conflicts into hard errors.
whitequark
2020-07-09
1
-1
/
+1
*
Revert PRs #2203 and #2244.
whitequark
2020-07-09
1
-19
/
+10
*
Support logic typed parameters
Lukasz Dalek
2020-07-06
1
-7
/
+10
*
Merge pull request #2203 from antmicro/fix-grammar
clairexen
2020-07-01
1
-4
/
+10
|
\
|
*
Parse macro call attached semicolon as empty expression
Lukasz Dalek
2020-06-26
1
-1
/
+1
|
*
Fix integer signing grammar
Lukasz Dalek
2020-06-26
1
-3
/
+9
*
|
Merge pull request #2179 from splhack/static-cast
clairexen
2020-07-01
2
-0
/
+21
|
\
\
|
*
|
static cast: support changing size and signedness
Kazuki Sakamoto
2020-06-19
2
-0
/
+21
|
|
/
*
|
Merge pull request #2188 from antmicro/missing-operators
whitequark
2020-06-26
2
-2
/
+49
|
\
\
|
*
|
Support missing sub-assign and and-assign operators
Kamil Rakoczy
2020-06-25
2
-2
/
+21
|
*
|
Support missing xor-assign operator
Lukasz Dalek
2020-06-24
2
-1
/
+10
|
*
|
Add plus-assignment operator
Kamil Rakoczy
2020-06-24
2
-1
/
+10
|
*
|
Add or-assignment operator
Kamil Rakoczy
2020-06-24
2
-1
/
+11
|
|
/
*
|
Support optional labels at the end of package definition
Lukasz Dalek
2020-06-24
1
-1
/
+1
*
|
Support optional labels at the end of module definition
Lukasz Dalek
2020-06-24
1
-1
/
+1
|
/
*
Use C++11 final/override keywords.
whitequark
2020-06-18
1
-6
/
+6
*
MSVC does not understand __builtin_unreachable
Anonymous Maarten
2020-06-17
1
-1
/
+1
*
MSVC cannot omit operand in conditional
Anonymous Maarten
2020-06-17
1
-1
/
+1
*
Support packed arrays in struct/union.
Peter Crozier
2020-06-07
1
-5
/
+5
*
Merge branch 'master' into struct
Peter Crozier
2020-06-03
2
-38
/
+56
|
\
|
*
Merge pull request #2033 from boqwxp/cleanup-verilog-lexer
whitequark
2020-05-29
1
-6
/
+5
|
|
\
|
|
*
verilog: Move lexer location variables from global namespace to `VERILOG_FRON...
Alberto Gonzalez
2020-05-06
1
-6
/
+5
|
*
|
Silence spurious warning in Verilog lexer when compiling with GCC
Rupert Swarbrick
2020-05-26
1
-1
/
+3
|
*
|
verilog: move attr from simple_behav_stmt to its children to attach
Eddie Hung
2020-05-25
1
-13
/
+17
|
*
|
verilog: do not warn for attributes on null statements
Eddie Hung
2020-05-25
1
-2
/
+0
[next]