iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	After reading the SV spec, using non-standard predict() instead of expect()	Clifford Wolf	2016-07-21	1	-1/+5
*	Added basic support for $expect cells	Clifford Wolf	2016-07-13	1	-0/+1
*	Added support for SystemVerilog packages with localparam definitions	Ruben Undheim	2016-06-18	1	-0/+4
*	SystemVerilog also has assume(), added implicit -D FORMAL	Clifford Wolf	2015-10-13	1	-1/+1
*	Fixed support for $write system task	Clifford Wolf	2015-09-23	1	-1/+1
*	Another block of spelling fixes	Larry Doolittle	2015-08-14	1	-2/+2
*	Adjust makefiles to work with out-of-tree builds	Clifford Wolf	2015-08-12	1	-1/+1
*	Fixed trailing whitespaces	Clifford Wolf	2015-07-02	1	-2/+2
*	Ignore celldefine directive in verilog front-end	Clifford Wolf	2015-03-25	1	-0/+3
*	Added non-std verilog assume() statement	Clifford Wolf	2015-02-26	1	-2/+3
*	Fixed handling of "//" in filenames in verilog pre-processor	Clifford Wolf	2015-02-14	1	-0/+4
*	Ignoring more system task and functions	Clifford Wolf	2015-01-15	1	-1/+1
*	Improved some warning messages	Clifford Wolf	2014-12-27	1	-6/+18
*	Fixed minor bug in parsing delays	Clifford Wolf	2014-11-24	1	-1/+4
*	Fixed two minor bugs in constant parsing	Clifford Wolf	2014-11-24	1	-2/+2
*	Added log_warning() API	Clifford Wolf	2014-11-09	1	-6/+6
*	Re-introduced Yosys::readsome() helper function	Clifford Wolf	2014-10-23	1	-5/+1
*	Updated lexers & parsers to include prefixes	William Speirs	2014-10-15	1	-0/+359