aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/ast
Commit message (Collapse)AuthorAgeFilesLines
...
* Added handling of real-valued parameters/localparamsClifford Wolf2014-06-142-17/+47
|
* Implemented more real arithmeticClifford Wolf2014-06-141-27/+70
|
* Implemented basic real arithmeticClifford Wolf2014-06-143-6/+51
|
* Added real->int convertion in ast genrtlilClifford Wolf2014-06-141-0/+12
|
* Added Verilog lexer and parser support for real valuesClifford Wolf2014-06-132-0/+7
|
* Add support for cell arraysClifford Wolf2014-06-073-0/+27
|
* Added support for repeat stmt in const functionsClifford Wolf2014-06-071-0/+19
|
* further improved const function supportClifford Wolf2014-06-073-17/+22
|
* improved const function supportClifford Wolf2014-06-063-5/+41
|
* fix functions with no block (but single statement, loop, etc.)Clifford Wolf2014-06-061-11/+4
|
* improved ast simplify of const functionsClifford Wolf2014-06-061-7/+28
|
* added while and repeat support to verilog parserClifford Wolf2014-06-062-0/+2
|
* Include id2ast pointers when dumping ASTClifford Wolf2014-03-051-0/+6
|
* Fixed merging of compatible wire decls in AST frontendClifford Wolf2014-03-051-1/+4
|
* Bugfix in recursive AST simplificationClifford Wolf2014-03-051-10/+22
|
* Fixed bit-extending in $mux argument (use $bu0 instead of $pos)Clifford Wolf2014-02-261-5/+5
|
* Don't blow up constants unneccessarily in Verilog frontendClifford Wolf2014-02-241-1/+1
|
* Fixed bug in generation of undefs for $memwr MUXesClifford Wolf2014-02-221-4/+6
|
* Cleanups in handling of read_verilog -defer and -icellsClifford Wolf2014-02-201-6/+7
|
* Added Verilog support for "`default_nettype none"Clifford Wolf2014-02-173-6/+13
|
* Improved support for constant functionsClifford Wolf2014-02-161-1/+50
|
* Correctly convert constants to RTLIL (fixed undef handling)Clifford Wolf2014-02-151-11/+1
|
* Be more conservative with new const-function codeClifford Wolf2014-02-141-1/+5
|
* Added support for FOR loops in function calls in parametersClifford Wolf2014-02-143-0/+43
|
* Created basic support for function calls in parameter valuesClifford Wolf2014-02-144-49/+184
|
* Implemented read_verilog -deferClifford Wolf2014-02-132-58/+79
|
* Fixed gcc compiler warnings with release buildClifford Wolf2014-02-061-1/+1
|
* Fixed bug in sequential sat proofs and improved handling of assertsClifford Wolf2014-02-041-0/+2
|
* Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)Clifford Wolf2014-02-031-0/+1
|
* Added constant size expression support of sized constantsClifford Wolf2014-02-014-0/+22
|
* Bugfix in name resolution with generate blocksClifford Wolf2014-01-301-1/+1
|
* Added read_verilog -icells optionClifford Wolf2014-01-293-5/+11
|
* Fixed algorithmic complexity of AST simplification of long expressionsClifford Wolf2014-01-203-6/+13
|
* Added $assert cellClifford Wolf2014-01-192-0/+92
|
* Added Verilog parser support for assertsClifford Wolf2014-01-192-0/+2
|
* Fixed typo in frontends/ast/simplify.ccClifford Wolf2014-01-121-1/+1
|
* Added correct handling of $memwr priorityClifford Wolf2014-01-031-0/+2
|
* Fixed a stupid access after delete bugClifford Wolf2013-12-291-1/+2
|
* Added support for non-const === and !== (for miter circuits)Clifford Wolf2013-12-271-2/+2
|
* Added proper === and !== support in constant expressionsClifford Wolf2013-12-274-12/+26
|
* Keep strings as strings in const ternary and concatClifford Wolf2013-12-053-5/+25
|
* Added const folding support for $signed and $unsignedClifford Wolf2013-12-051-0/+7
|
* Added AstNode::mkconst_str APIClifford Wolf2013-12-052-0/+18
|
* Fixed generate-for (and disabled double warning for auto-wire)Clifford Wolf2013-12-041-1/+5
|
* Added support for $clog2 system functionClifford Wolf2013-12-041-4/+20
|
* Various improvements in support for generate statementsClifford Wolf2013-12-044-2/+91
|
* Replaced signed_parameters API with CONST_FLAG_SIGNEDClifford Wolf2013-12-043-7/+3
|
* Replaced RTLIL::Const::str with generic decoder methodClifford Wolf2013-12-043-24/+37
|
* Added support for local regs in named blocksClifford Wolf2013-12-042-0/+25
|
* Fixed temp net name generation in rtlil process generator for abbreviated ↵Clifford Wolf2013-11-281-0/+2
| | | | name matching