aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/ast
Commit message (Expand)AuthorAgeFilesLines
* Add AST_EDGE support to AstNode::detect_latch(), fixes #2241Claire Wolf2020-07-101-0/+2
* Merge pull request #2179 from splhack/static-castclairexen2020-07-014-0/+34
|\
| * static cast: simplifyKazuki Sakamoto2020-06-191-0/+7
| * static cast: support changing size and signednessKazuki Sakamoto2020-06-194-0/+27
* | Allow constant function calls in for loops and generate if and caseZachary Snow2020-06-291-1/+5
* | Remove YS_ATTRIBUTE(unused) where present just for log_assert()/log_debug().whitequark2020-06-191-1/+1
|/
* Use C++11 final/override keywords.whitequark2020-06-181-5/+5
* Merge pull request #2112 from YosysHQ/claire/fix2040clairexen2020-06-092-0/+58
|\
| * Add latch detection for use_case_method in part-select write, fixes #2040Claire Wolf2020-06-042-0/+58
* | Support packed arrays in struct/union.Peter Crozier2020-06-071-12/+131
|/
* Merge pull request #2041 from PeterCrozier/structclairexen2020-06-044-103/+310
|\
| * Merge branch 'master' into structPeter Crozier2020-06-032-4/+23
| |\
| * | Generalise structs and add support for packed unions.Peter Crozier2020-05-124-40/+109
| * | Implement SV structs.Peter Crozier2020-05-084-103/+241
* | | Merge pull request #2006 from jersey99/signed-in-rtlil-wirewhitequark2020-06-041-0/+1
|\ \ \ | |_|/ |/| |
| * | Preserve 'signed'-ness of a verilog wire through RTLILVamsi K Vytla2020-04-271-0/+1
* | | Merge pull request #2029 from whitequark/fix-simplify-memory-sv_logicclairexen2020-05-291-2/+2
|\ \ \
| * | | ast/simplify: don't bitblast async ROMs declared as `logic`.whitequark2020-05-051-2/+2
* | | | Add force_downto and force_upto wire attributes.Marcelina Kościelnicka2020-05-192-1/+20
* | | | Merge pull request #2027 from YosysHQ/eddie/verilog_neg_uptoClaire Wolf2020-05-141-1/+1
|\ \ \ \ | |_|_|/ |/| | |
| * | | ast: swap range regardless of range_left >= 0Eddie Hung2020-05-041-1/+1
* | | | Merge pull request #2022 from Xiretza/fallthroughswhitequark2020-05-082-4/+5
|\ \ \ \
| * | | | Add YS_FALLTHROUGH macro to mark case fall-throughXiretza2020-05-072-4/+5
* | | | | Merge pull request #2005 from YosysHQ/claire/fix1990Claire Wolf2020-05-074-14/+80
|\ \ \ \ \ | |/ / / / |/| | | |
| * | | | Fix handling of signed indices in bit slicesClaire Wolf2020-05-021-3/+8
| * | | | Add AST_SELFSZ and improve handling of bit slicesClaire Wolf2020-05-024-5/+20
| * | | | Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed offs...Claire Wolf2020-05-024-7/+53
| | |/ / | |/| |
* | | | Merge pull request #2025 from YosysHQ/eddie/frontend_cleanupEddie Hung2020-05-052-13/+13
|\ \ \ \
| * | | | frontend: cleanup to use more ID::*, more dict<> instead of map<>Eddie Hung2020-05-042-13/+13
| | |/ / | |/| |
* / | | verilog: set src attribute for primitivesEddie Hung2020-05-041-1/+3
|/ / /
* | | Merge pull request #1996 from boqwxp/rtlil_source_locationsEddie Hung2020-05-041-13/+13
|\ \ \ | |/ / |/| |
| * | frontend: Include complete source location instead of just `location.first_li...Alberto Gonzalez2020-05-011-13/+13
| |/
* / Clear current_scope when done with RTLIL generation, fixes #1837Claire Wolf2020-04-221-0/+4
|/
* ilang, ast: Store parameter order and default value information.Marcelina Kościelnicka2020-04-212-3/+4
* Merge pull request #1851 from YosysHQ/claire/bitselwriteClaire Wolf2020-04-214-15/+207
|\
| * Make mask-and-shift the default for bitselwriteClaire Wolf2020-04-161-1/+1
| * Add LookaheadRewriter for proper bitselwrite supportClaire Wolf2020-04-164-4/+144
| * Improved rewrite code for writing to bit slice (disabled for now)Claire Wolf2020-04-151-12/+64
* | Merge pull request #1961 from whitequark/paramod-original-namewhitequark2020-04-211-0/+3
|\ \
| * | ast, rpc: record original name of $paramod\* as \hdlname attribute.whitequark2020-04-181-0/+3
* | | Extend support for format strings in Verilog front-endClaire Wolf2020-04-181-8/+38
|/ /
* / ast: Fix handling of identifiers in the global scopeDavid Shah2020-04-162-2/+7
|/
* Merge pull request #1918 from whitequark/simplify-improve_enumwhitequark2020-04-151-5/+3
|\
| * ast/simplify: improve enum handling.whitequark2020-04-151-5/+3
* | Fix 5bba9c3, closes #1876Claire Wolf2020-04-141-7/+13
* | Merge pull request #1879 from jjj11x/jjj11x/package_declwhitequark2020-04-141-0/+23
|\ \
| * | support using previously declared types/localparams/params in packageJeff Wang2020-04-071-0/+23
| |/
* / duplicated enum item names should result in an errorJeff Wang2020-04-071-2/+3
|/
* Merge pull request #1853 from YosysHQ/eddie/fix_dynsliceEddie Hung2020-04-021-1/+2
|\
| * ast: cap dynamic range select to size of signal, suppresses warningsEddie Hung2020-04-011-1/+2
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-06 23:46:29 +0000