| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | static cast: support changing size and signedness | Kazuki Sakamoto | 2020-06-19 | 4 | -0/+27 |
| * | Use C++11 final/override keywords. | whitequark | 2020-06-18 | 1 | -5/+5 |
| * | Merge pull request #2112 from YosysHQ/claire/fix2040 | clairexen | 2020-06-09 | 2 | -0/+58 |
| |\ |
|
| | * | Add latch detection for use_case_method in part-select write, fixes #2040 | Claire Wolf | 2020-06-04 | 2 | -0/+58 |
| * | | Support packed arrays in struct/union. | Peter Crozier | 2020-06-07 | 1 | -12/+131 |
| |/ |
|
| * | Merge pull request #2041 from PeterCrozier/struct | clairexen | 2020-06-04 | 4 | -103/+310 |
| |\ |
|
| | * | Merge branch 'master' into struct | Peter Crozier | 2020-06-03 | 2 | -4/+23 |
| | |\ |
|
| | * | | Generalise structs and add support for packed unions. | Peter Crozier | 2020-05-12 | 4 | -40/+109 |
| | * | | Implement SV structs. | Peter Crozier | 2020-05-08 | 4 | -103/+241 |
| * | | | Merge pull request #2006 from jersey99/signed-in-rtlil-wire | whitequark | 2020-06-04 | 1 | -0/+1 |
| |\ \ \
| |_|/
|/| | |
|
| | * | | Preserve 'signed'-ness of a verilog wire through RTLIL | Vamsi K Vytla | 2020-04-27 | 1 | -0/+1 |
| * | | | Merge pull request #2029 from whitequark/fix-simplify-memory-sv_logic | clairexen | 2020-05-29 | 1 | -2/+2 |
| |\ \ \ |
|
| | * | | | ast/simplify: don't bitblast async ROMs declared as `logic`. | whitequark | 2020-05-05 | 1 | -2/+2 |
| * | | | | Add force_downto and force_upto wire attributes. | Marcelina Kościelnicka | 2020-05-19 | 2 | -1/+20 |
| * | | | | Merge pull request #2027 from YosysHQ/eddie/verilog_neg_upto | Claire Wolf | 2020-05-14 | 1 | -1/+1 |
| |\ \ \ \
| |_|_|/
|/| | | |
|
| | * | | | ast: swap range regardless of range_left >= 0 | Eddie Hung | 2020-05-04 | 1 | -1/+1 |
| * | | | | Merge pull request #2022 from Xiretza/fallthroughs | whitequark | 2020-05-08 | 2 | -4/+5 |
| |\ \ \ \ |
|
| | * | | | | Add YS_FALLTHROUGH macro to mark case fall-through | Xiretza | 2020-05-07 | 2 | -4/+5 |
| * | | | | | Merge pull request #2005 from YosysHQ/claire/fix1990 | Claire Wolf | 2020-05-07 | 4 | -14/+80 |
| |\ \ \ \ \
| |/ / / /
|/| | | | |
|
| | * | | | | Fix handling of signed indices in bit slices | Claire Wolf | 2020-05-02 | 1 | -3/+8 |
| | * | | | | Add AST_SELFSZ and improve handling of bit slices | Claire Wolf | 2020-05-02 | 4 | -5/+20 |
| | * | | | | Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed offs... | Claire Wolf | 2020-05-02 | 4 | -7/+53 |
| | | |/ /
| |/| | |
|
| * | | | | Merge pull request #2025 from YosysHQ/eddie/frontend_cleanup | Eddie Hung | 2020-05-05 | 2 | -13/+13 |
| |\ \ \ \ |
|
| | * | | | | frontend: cleanup to use more ID::*, more dict<> instead of map<> | Eddie Hung | 2020-05-04 | 2 | -13/+13 |
| | | |/ /
| |/| | |
|
| * / | | | verilog: set src attribute for primitives | Eddie Hung | 2020-05-04 | 1 | -1/+3 |
| |/ / / |
|
| * | | | Merge pull request #1996 from boqwxp/rtlil_source_locations | Eddie Hung | 2020-05-04 | 1 | -13/+13 |
| |\ \ \
| |/ /
|/| | |
|
| | * | | frontend: Include complete source location instead of just `location.first_li... | Alberto Gonzalez | 2020-05-01 | 1 | -13/+13 |
| | |/ |
|
| * / | Clear current_scope when done with RTLIL generation, fixes #1837 | Claire Wolf | 2020-04-22 | 1 | -0/+4 |
| |/ |
|
| * | ilang, ast: Store parameter order and default value information. | Marcelina Kościelnicka | 2020-04-21 | 2 | -3/+4 |
| * | Merge pull request #1851 from YosysHQ/claire/bitselwrite | Claire Wolf | 2020-04-21 | 4 | -15/+207 |
| |\ |
|
| | * | Make mask-and-shift the default for bitselwrite | Claire Wolf | 2020-04-16 | 1 | -1/+1 |
| | * | Add LookaheadRewriter for proper bitselwrite support | Claire Wolf | 2020-04-16 | 4 | -4/+144 |
| | * | Improved rewrite code for writing to bit slice (disabled for now) | Claire Wolf | 2020-04-15 | 1 | -12/+64 |
| * | | Merge pull request #1961 from whitequark/paramod-original-name | whitequark | 2020-04-21 | 1 | -0/+3 |
| |\ \ |
|
| | * | | ast, rpc: record original name of $paramod\* as \hdlname attribute. | whitequark | 2020-04-18 | 1 | -0/+3 |
| * | | | Extend support for format strings in Verilog front-end | Claire Wolf | 2020-04-18 | 1 | -8/+38 |
| |/ / |
|
| * / | ast: Fix handling of identifiers in the global scope | David Shah | 2020-04-16 | 2 | -2/+7 |
| |/ |
|
| * | Merge pull request #1918 from whitequark/simplify-improve_enum | whitequark | 2020-04-15 | 1 | -5/+3 |
| |\ |
|
| | * | ast/simplify: improve enum handling. | whitequark | 2020-04-15 | 1 | -5/+3 |
| * | | Fix 5bba9c3, closes #1876 | Claire Wolf | 2020-04-14 | 1 | -7/+13 |
| * | | Merge pull request #1879 from jjj11x/jjj11x/package_decl | whitequark | 2020-04-14 | 1 | -0/+23 |
| |\ \ |
|
| | * | | support using previously declared types/localparams/params in package | Jeff Wang | 2020-04-07 | 1 | -0/+23 |
| | |/ |
|
| * / | duplicated enum item names should result in an error | Jeff Wang | 2020-04-07 | 1 | -2/+3 |
| |/ |
|
| * | Merge pull request #1853 from YosysHQ/eddie/fix_dynslice | Eddie Hung | 2020-04-02 | 1 | -1/+2 |
| |\ |
|
| | * | ast: cap dynamic range select to size of signal, suppresses warnings | Eddie Hung | 2020-04-01 | 1 | -1/+2 |
| * | | kernel: big fat patch to use more ID::*, otherwise ID(*) | Eddie Hung | 2020-04-02 | 3 | -182/+170 |
| * | | kernel: use more ID::* | Eddie Hung | 2020-04-02 | 3 | -53/+53 |
| * | | Merge pull request #1845 from YosysHQ/eddie/kernel_speedup | Eddie Hung | 2020-04-02 | 2 | -37/+43 |
| |\ \ |
|
| | * | | kernel: more pass by const ref, more speedups | Eddie Hung | 2020-03-18 | 2 | -37/+43 |
| * | | | Merge pull request #1848 from YosysHQ/eddie/fix_dynslice | Claire Wolf | 2020-04-01 | 1 | -1/+1 |
| |\ \ \
| | |/
| |/| |
|
