index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
/
ast
/
simplify.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Added deep recursion warning to AST simplify
Clifford Wolf
2015-02-20
1
-1
/
+7
*
Parser support for complex delay expressions
Clifford Wolf
2015-02-20
1
-1
/
+1
*
Various fixes for memories with offsets
Clifford Wolf
2015-02-14
1
-0
/
+1
*
Added "read_verilog -nomeminit" and "nomeminit" attribute
Clifford Wolf
2015-02-14
1
-1
/
+5
*
Creating $meminit cells in verilog front-end
Clifford Wolf
2015-02-14
1
-25
/
+44
*
Added AstNode::simplify() recursion counter
Clifford Wolf
2015-02-13
1
-2
/
+10
*
Added ENABLE_NDEBUG makefile options
Clifford Wolf
2015-01-24
1
-0
/
+2
*
Ignoring more system task and functions
Clifford Wolf
2015-01-15
1
-1
/
+3
*
Fixed handling of "input foo; reg [0:0] foo;"
Clifford Wolf
2015-01-15
1
-0
/
+7
*
Consolidate "Blocking assignment to memory.." msgs for the same line
Clifford Wolf
2015-01-15
1
-3
/
+9
*
dict/pool changes in ast
Clifford Wolf
2014-12-29
1
-12
/
+12
*
Fixed mem2reg warning message
Clifford Wolf
2014-12-27
1
-3
/
+3
*
Added log_warning() API
Clifford Wolf
2014-11-09
1
-4
/
+4
*
AST simplifier: optimize constant AST_CASE nodes before recursively descending
Clifford Wolf
2014-10-29
1
-31
/
+35
*
Improvements in $readmem[bh] implementation
Clifford Wolf
2014-10-26
1
-8
/
+13
*
Added support for $readmemh/$readmemb
Clifford Wolf
2014-10-26
1
-0
/
+112
*
Fixed various VS warnings
Clifford Wolf
2014-10-18
1
-1
/
+1
*
Wrapped math in int constructor
William Speirs
2014-10-17
1
-1
/
+1
*
Fixed handling of invalid array access in mem2reg code
Clifford Wolf
2014-10-16
1
-3
/
+14
*
Renamed SIZE() to GetSize() because of name collision on Win32
Clifford Wolf
2014-10-10
1
-10
/
+10
*
Another $clog2 bugfix
Clifford Wolf
2014-09-08
1
-0
/
+2
*
Fixed $clog2 (off by one error)
Clifford Wolf
2014-09-06
1
-2
/
+2
*
Corrected spelling mistakes found by lintian
Ruben Undheim
2014-09-06
1
-1
/
+1
*
Fixed small memory leak in ast simplify
Clifford Wolf
2014-08-21
1
-3
/
+3
*
Added support for DPI function with different names in C and Verilog
Clifford Wolf
2014-08-21
1
-4
/
+4
*
Fixed memory leak in DPI function calls
Clifford Wolf
2014-08-21
1
-0
/
+4
*
Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)
Clifford Wolf
2014-08-21
1
-2
/
+30
*
Added "via_celltype" attribute on task/func
Clifford Wolf
2014-08-18
1
-6
/
+69
*
Added const folding of AST_CASE to AST simplifier
Clifford Wolf
2014-08-18
1
-1
/
+32
*
Fixed handling of task outputs
Clifford Wolf
2014-08-14
1
-2
/
+4
*
Added AST_MULTIRANGE (arrays with more than 1 dimension)
Clifford Wolf
2014-08-06
1
-1
/
+51
*
Improved scope resolution of local regs in Verilog+AST frontend
Clifford Wolf
2014-08-05
1
-6
/
+25
*
Fixed AST handling of variables declared inside a functions main block
Clifford Wolf
2014-08-05
1
-3
/
+3
*
More bugfixes related to new RTLIL::IdString
Clifford Wolf
2014-08-02
1
-7
/
+7
*
Preparations for RTLIL::IdString redesign: cleanup of existing code
Clifford Wolf
2014-08-02
1
-1
/
+1
*
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
Clifford Wolf
2014-07-31
1
-28
/
+32
*
Removed left over debug code
Clifford Wolf
2014-07-28
1
-1
/
+0
*
Fixed part selects of parameters
Clifford Wolf
2014-07-28
1
-2
/
+21
*
Added support for "upto" wires to Verilog front- and back-end
Clifford Wolf
2014-07-28
1
-0
/
+4
*
Using log_assert() instead of assert()
Clifford Wolf
2014-07-28
1
-17
/
+17
*
Fixed two memory leaks in ast simplify
Clifford Wolf
2014-07-25
1
-1
/
+6
*
Various small fixes (from gcc compiler warnings)
Clifford Wolf
2014-07-23
1
-1
/
+1
*
Implemented dynamic bit-/part-select for memory writes
Clifford Wolf
2014-07-17
1
-2
/
+26
*
Added support for bit/part select to mem2reg rewriter
Clifford Wolf
2014-07-17
1
-0
/
+9
*
Added support for constant bit- or part-select for memory writes
Clifford Wolf
2014-07-17
1
-9
/
+36
*
changes in verilog frontend for new $mem/$memwr WR_EN interface
Clifford Wolf
2014-07-16
1
-4
/
+6
*
Fixed processing of initial values for block-local variables
Clifford Wolf
2014-07-11
1
-0
/
+5
*
Fixed handling of mixed real/int ternary expressions
Clifford Wolf
2014-06-25
1
-0
/
+16
*
Added AstNode::MEM2REG_FL_CMPLX_LHS
Clifford Wolf
2014-06-17
1
-0
/
+22
*
Improved handling of relational op of real values
Clifford Wolf
2014-06-17
1
-8
/
+9
[next]