index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
backends
Commit message (
Expand
)
Author
Age
Files
Lines
*
Removed RTLIL::SigSpec::expand() method
Clifford Wolf
2014-07-23
1
-6
/
+3
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3
Clifford Wolf
2014-07-23
2
-3
/
+3
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3
Clifford Wolf
2014-07-23
2
-3
/
+3
*
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created...
Clifford Wolf
2014-07-22
2
-4
/
+4
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
8
-120
/
+120
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
8
-120
/
+120
*
Added "autoidx" statement to ilang file format
Clifford Wolf
2014-07-21
1
-1
/
+14
*
Use functions instead of always blocks for $mux/$pmux/$safe_pmux in verilog b...
Clifford Wolf
2014-07-20
1
-17
/
+21
*
Added support for $bu0 to verilog backend
Clifford Wolf
2014-07-20
1
-0
/
+16
*
Merged OSX fixes from Siesh1oo with some modifications
Clifford Wolf
2014-03-13
1
-0
/
+1
*
Use log_abort() and log_assert() in BTOR backend
Clifford Wolf
2014-03-07
1
-18
/
+17
*
Added $lut support to blif backend (by user eddiehung from reddit)
Clifford Wolf
2014-02-22
1
-0
/
+23
*
Better handling of nameDef and nameRef in edif backend
Clifford Wolf
2014-02-21
1
-21
/
+27
*
Fixed instantiating multi-bit ports in edif backend
Clifford Wolf
2014-02-21
1
-2
/
+4
*
Renamed "write_blif -subckt" to "write_blif -icells" and added -gates and -param
Clifford Wolf
2014-02-21
1
-17
/
+65
*
modified btor synthesis script for correct use of splice command.
Ahmed Irfan
2014-02-12
2
-6
/
+6
*
disabling splice command in the script
Ahmed Irfan
2014-02-11
2
-2
/
+6
*
register output corrected
Ahmed Irfan
2014-02-11
1
-1
/
+1
*
added concat and slice cell translation
Ahmed Irfan
2014-02-11
3
-36
/
+59
*
Added $slice and $concat cell types
Clifford Wolf
2014-02-07
1
-0
/
+22
*
Fixed gcc compiler warnings with release build
Clifford Wolf
2014-02-06
1
-1
/
+1
*
Added BTOR backend README file
Clifford Wolf
2014-02-05
2
-1
/
+24
*
Added support for dump -append
Clifford Wolf
2014-02-04
1
-3
/
+12
*
Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)
Clifford Wolf
2014-02-03
2
-1
/
+6
*
Merge branch 'btor' of https://github.com/ahmedirfan1983/yosys
Clifford Wolf
2014-01-26
1
-1
/
+5
|
\
|
*
root bug corrected
Ahmed Irfan
2014-01-25
1
-1
/
+5
*
|
beautified write_intersynth
Johann Glaser
2014-01-25
1
-0
/
+9
|
/
*
removed regex include
Ahmed Irfan
2014-01-24
1
-1
/
+0
*
merged clifford changes + removed regex
Ahmed Irfan
2014-01-24
1
-26
/
+52
*
Use techmap -share_map in btor scripts
Clifford Wolf
2014-01-24
2
-2
/
+2
*
Moved btor scripts to backends/btor/
Clifford Wolf
2014-01-24
2
-0
/
+50
*
slice bug corrected
Ahmed Irfan
2014-01-20
1
-1
/
+1
*
assert feature
Ahmed Irfan
2014-01-20
1
-9
/
+40
*
verilog default options pull
Ahmed Irfan
2014-01-17
1
-28
/
+97
*
slice error corrected
Ahmed Irfan
2014-01-16
1
-5
/
+5
*
width issues
Ahmed Irfan
2014-01-15
1
-64
/
+87
*
BTOR backend
Ahmed Irfan
2014-01-14
1
-274
/
+328
*
Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor
Ahmed Irfan
2014-01-03
2
-7
/
+9
|
\
|
*
Updated manual/command-reference-manual.tex
Clifford Wolf
2013-12-28
1
-1
/
+1
|
*
Added support for non-const === and !== (for miter circuits)
Clifford Wolf
2013-12-27
1
-6
/
+8
*
|
btor
Ahmed Irfan
2014-01-03
2
-0
/
+774
|
/
*
Replaced signed_parameters API with CONST_FLAG_SIGNED
Clifford Wolf
2013-12-04
2
-2
/
+2
*
Replaced RTLIL::Const::str with generic decoder method
Clifford Wolf
2013-12-04
3
-18
/
+24
*
Fixed gentb_constant handling in autotest backend
Clifford Wolf
2013-12-04
1
-2
/
+2
*
Added dump -m and -n options
Clifford Wolf
2013-11-29
2
-54
/
+89
*
Added proper dumping of signed/unsigned parameters to verilog backend
Clifford Wolf
2013-11-24
1
-4
/
+6
*
Added support for signed parameters in ilang
Clifford Wolf
2013-11-24
1
-1
/
+1
*
Remove auto_wire framework (smarter than the verilog standard)
Clifford Wolf
2013-11-24
1
-2
/
+0
*
Added modelsim support to autotest
Clifford Wolf
2013-11-24
1
-6
/
+6
*
Added "top" attribute to mark top module in hierarchy
Clifford Wolf
2013-11-24
3
-0
/
+15
[next]