iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
\| \| * \|	Use State::S{0,1}	Eddie Hung	2019-08-06	3	-6/+6
\| \| * \|	Make liberal use of IdString.in()	Eddie Hung	2019-08-06	2	-2/+2
\| * \| \|	Merge pull request #1263 from ucb-bar/firrtl_err_on_unsupported_cell	Clifford Wolf	2019-08-10	1	-1/+1
\| \|\ \ \
\| \| * \ \	Merge branch 'master' into firrtl_err_on_unsupported_cell	Jim Lawson	2019-08-07	9	-116/+287
\| \| \|\ \ \ \| \| \| \| \|/ \| \| \| \|/\|
\| \| * \| \|	Call log_error() instead of log_warning() on unsupported cell type in FIRRTL ...	Jim Lawson	2019-07-24	1	-1/+1
\| * \| \| \|	Run "clean -purge" on holes_module in its own design	Eddie Hung	2019-08-07	1	-6/+11
\| \| \|/ / \| \|/\| \|
\| * \| \|	Merge pull request #1240 from ucb-bar/firrtl-properties+pow+xnor	Clifford Wolf	2019-08-07	1	-93/+203
\| \|\ \ \
\| \| * \| \|	Support explicit FIRRTL properties for better accommodation of FIRRTL/Verilog...	Jim Lawson	2019-07-31	1	-93/+203
\| \| \|/ /
\| * \| \|	Merge pull request #1241 from YosysHQ/clifford/jsonfix	David Shah	2019-08-07	1	-13/+37
\| \|\ \ \ \| \| \|_\|/ \| \|/\| \|
\| \| * \|	Implement improved JSON attr/param encoding	Clifford Wolf	2019-08-01	1	-13/+37
\| \| \|/
\| * \|	Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs	Clifford Wolf	2019-08-06	6	-3/+40
\| * \|	Merge pull request #1238 from mmicko/vsbuild_fix	Clifford Wolf	2019-08-02	1	-1/+1
\| \|\ \
\| \| * \|	Visual Studio build fix	Miodrag Milanovic	2019-07-31	1	-1/+1
\| \| \|/
\| * /	Fix formatting for msys2 mingw build using GetSize	Miodrag Milanovic	2019-08-01	1	-6/+6
\| \|/
\| *	Merge pull request #1203 from whitequark/write_verilog-zero-width-values	Clifford Wolf	2019-07-18	1	-1/+2
\| \|\
\| \| *	write_verilog: dump zero width constants correctly.	whitequark	2019-07-16	1	-1/+2
\| * \|	Remove old $pmux_safe code from write_verilog	Clifford Wolf	2019-07-17	1	-5/+4
\| \|/
\| *	smt: handle failure of setrlimit syscall	N. Engelhardt	2019-07-15	1	-1/+5
\| *	Merge pull request #1172 from whitequark/write_verilog-Sa-as-qmark	Clifford Wolf	2019-07-11	1	-2/+8
\| \|\
\| \| *	write_verilog: write RTLIL::Sa aka - as Verilog ?.	whitequark	2019-07-09	1	-2/+8
* \| \|	abc_flop to also get topologically sorted	Eddie Hung	2019-07-10	1	-11/+10
* \| \|	Fix clk_pol for FD*_1	Eddie Hung	2019-07-10	1	-1/+0
* \| \|	Fix spacing	Eddie Hung	2019-07-10	1	-1/+1
* \| \|	Change how to specify flops to ABC again	Eddie Hung	2019-07-10	1	-10/+20
* \| \|	Use split_tokens()	Eddie Hung	2019-07-10	1	-17/+11
* \| \|	Merge remote-tracking branch 'origin/master' into xaig_dff	Eddie Hung	2019-07-10	3	-15/+34
\|\\| \|
\| * \|	Merge pull request #1175 from whitequark/write_verilog-fix-case-attr-position	Clifford Wolf	2019-07-09	1	-3/+2
\| \|\ \
\| \| * \|	write_verilog: fix placement of case attributes. NFC.	whitequark	2019-07-09	1	-3/+2
\| \| \|/
\| * \|	Merge pull request #1170 from YosysHQ/eddie/fix_double_underscore	Eddie Hung	2019-07-09	1	-4/+6
\| \|\ \ \| \| \|/ \| \|/\|
\| \| *	Rename __builtin_bswap32 -> bswap32	Eddie Hung	2019-07-09	1	-4/+6
\| * \|	verilog_backend: dump attributes on SwitchRule.	whitequark	2019-07-08	1	-0/+1
\| * \|	verilog_backend: dump attributes on CaseRule, as comments.	whitequark	2019-07-08	1	-6/+10
\| * \|	Allow attributes on individual switch cases in RTLIL.	whitequark	2019-07-08	1	-0/+5
\| \|/
\| *	write_xaiger to treat unknown cell connections as keep-s	Eddie Hung	2019-07-02	1	-6/+14
* \|	Safe side: all flops have different mergeability class	Eddie Hung	2019-07-02	1	-1/+1
* \|	Refactor and cope with new abc_flop format	Eddie Hung	2019-07-01	1	-16/+38
* \|	Merge remote-tracking branch 'origin/master' into xaig_dff	Eddie Hung	2019-07-01	7	-102/+204
\|\\|
\| *	Add generic __builtin_bswap32 function	Eddie Hung	2019-06-28	1	-0/+15
\| *	Also fix write_aiger for UB	Eddie Hung	2019-06-28	1	-26/+26
\| *	Fix more potential for undefined behaviour due to container invalidation	Eddie Hung	2019-06-28	1	-6/+10
\| *	Refactor for one "abc_carry" attribute on module	Eddie Hung	2019-06-27	1	-42/+40
\| *	Merge origin/master	Eddie Hung	2019-06-27	2	-4/+31
\| *	Improve debugging message for comb loops	Eddie Hung	2019-06-26	1	-4/+6
\| *	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-06-24	1	-0/+4
\| \|\
\| \| *	Fix json formatting	Miodrag Milanovic	2019-06-21	1	-1/+1
\| \| *	Add upto and offset to JSON ports	Miodrag Milanovic	2019-06-21	1	-0/+4
\| * \|	Carry in/out box ordering now move to end, not swap with end	Eddie Hung	2019-06-22	1	-26/+34
\| * \|	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-06-21	1	-0/+4
\| \|\\|
\| \| *	Added JSON upto and offset	Clifford Wolf	2019-06-21	1	-0/+4
\| \| *	Fix gcc invalidation behaviour for write_aiger	Eddie Hung	2019-06-20	1	-1/+2