iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Updated manual/command-reference-manual.tex	Clifford Wolf	2013-12-28	1	-1/+1
*	Added support for non-const === and !== (for miter circuits)	Clifford Wolf	2013-12-27	1	-6/+8
*	Replaced signed_parameters API with CONST_FLAG_SIGNED	Clifford Wolf	2013-12-04	2	-2/+2
*	Replaced RTLIL::Const::str with generic decoder method	Clifford Wolf	2013-12-04	3	-18/+24
*	Fixed gentb_constant handling in autotest backend	Clifford Wolf	2013-12-04	1	-2/+2
*	Added dump -m and -n options	Clifford Wolf	2013-11-29	2	-54/+89
*	Added proper dumping of signed/unsigned parameters to verilog backend	Clifford Wolf	2013-11-24	1	-4/+6
*	Added support for signed parameters in ilang	Clifford Wolf	2013-11-24	1	-1/+1
*	Remove auto_wire framework (smarter than the verilog standard)	Clifford Wolf	2013-11-24	1	-2/+0
*	Added modelsim support to autotest	Clifford Wolf	2013-11-24	1	-6/+6
*	Added "top" attribute to mark top module in hierarchy	Clifford Wolf	2013-11-24	3	-0/+15
*	Renamed "placeholder" to "blackbox"	Clifford Wolf	2013-11-22	5	-14/+14
*	Implemented $_DFFSR_ expression generator in verilog backend	Clifford Wolf	2013-11-21	1	-1/+44
*	Major improvements in mem2reg and added "init" sync rules	Clifford Wolf	2013-11-21	1	-0/+1
*	Silenced a gcc warning in spice backend	Clifford Wolf	2013-11-09	1	-1/+1
*	Improved comments on topological sort in edif backend	Clifford Wolf	2013-11-04	1	-3/+4
*	Added simple topological sort to edif backend	Clifford Wolf	2013-11-03	1	-2/+30
*	Write yosys version to output files	Clifford Wolf	2013-11-03	5	-6/+10
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2013-11-03	1	-3/+5
\|\
\| *	Ignore explicit unconnected ports in intersynth backend	Clifford Wolf	2013-11-03	1	-3/+5
* \|	Added placeholder check to dfflibmap and cleaned up some other placeholder ch...	Clifford Wolf	2013-10-31	1	-1/+1
\|/
*	Fixed hex string generation bug in edif backend	Clifford Wolf	2013-10-27	1	-4/+4
*	Added support for complex set-reset flip-flops in proc_dff	Clifford Wolf	2013-10-24	1	-1/+6
*	Fixed handling of boolean attributes (backends)	Clifford Wolf	2013-10-24	6	-10/+10
*	Fixed handling of boolean attributes (kernel)	Clifford Wolf	2013-10-24	1	-4/+4
*	Added $_SR_[PN][PN]_, $_DFFSR_[PN][PN][PN]_, $_DLATCH_[PN]_	Clifford Wolf	2013-10-18	1	-0/+1
*	Added $sr, $dffsr and $dlatch cell types	Clifford Wolf	2013-10-18	1	-28/+1
*	Added -buf, -true and -false options to blif backend	Clifford Wolf	2013-10-17	1	-2/+40
*	Improvements in EDIF backend	Clifford Wolf	2013-09-17	2	-2/+41
*	Added additional options to BLIF backend	Clifford Wolf	2013-09-15	1	-15/+60
*	Added BLIF backend	Clifford Wolf	2013-09-15	2	-0/+245
*	A couple of small fixes in SPICE backend	Clifford Wolf	2013-09-15	1	-6/+18
*	Added spice testbench to techlibs/cmos	Clifford Wolf	2013-09-14	1	-3/+0
*	Added spice backend	Clifford Wolf	2013-09-14	2	-0/+228
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2013-09-03	1	-8/+31
\|\
\| *	Encode large (>32 bits) parameters as hex string in edif backend	Clifford Wolf	2013-08-28	1	-3/+16
\| *	Improved edif backend	Clifford Wolf	2013-08-27	1	-8/+18
* \|	Added -selected option to various backends	Clifford Wolf	2013-09-03	3	-9/+58
\|/
*	More explicit integer output in verilog backend	Clifford Wolf	2013-08-22	1	-2/+2
*	Added correct encoding of identifiers in EDIF backend	Clifford Wolf	2013-08-22	1	-13/+61
*	Added edif backend (still under construction)	Clifford Wolf	2013-08-22	2	-0/+202
*	Fixed generation of newlines in "dump" output	Clifford Wolf	2013-06-10	1	-3/+4
*	Added "dump" command (part ilang backend)	Clifford Wolf	2013-06-02	2	-13/+103
*	Implemented proper handling of stub placeholder modules	Clifford Wolf	2013-03-28	1	-6/+18
*	Added -notypes option to intersynth backend	Clifford Wolf	2013-03-24	1	-7/+18
*	Fixed gcc build (intersynth backend)	Clifford Wolf	2013-03-23	1	-14/+14
*	Various improvements in intersynth backend	Clifford Wolf	2013-03-23	1	-9/+56
*	Added intersynth backend	Clifford Wolf	2013-03-23	2	-0/+141
*	Avoid verilog-2k in verilog backend	Clifford Wolf	2013-03-21	1	-0/+17
*	More support code for $sr cells	Clifford Wolf	2013-03-14	1	-1/+29