index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
backends
/
cxxrtl
Commit message (
Expand
)
Author
Age
Files
Lines
*
cxxrtl: correctly handle `sync always` rules.
whitequark
2020-04-17
1
-3
/
+13
*
cxxrtl: make ROMs writable, document memory::operator[].
whitequark
2020-04-16
2
-4
/
+6
*
cxxrtl: fix misleading example, caution about race conditions.
whitequark
2020-04-16
1
-4
/
+13
*
cxxrtl: remove inaccurate comment. NFC.
whitequark
2020-04-16
1
-2
/
+0
*
cxxrtl: Fix handling of unclocked memory read ports
David Shah
2020-04-14
1
-2
/
+3
*
Merge pull request #1922 from whitequark/write_cxxrtl-disconnected-outputs
whitequark
2020-04-14
1
-0
/
+2
|
\
|
*
write_cxxrtl: ignore disconnected module ports.
whitequark
2020-04-14
1
-0
/
+2
*
|
write_cxxrtl: enable separate compilation.
whitequark
2020-04-14
1
-9
/
+81
|
/
*
write_cxxrtl: add basic documentation.
whitequark
2020-04-09
1
-1
/
+16
*
write_cxxrtl: add support for $dlatch and $dlatchsr cells.
whitequark
2020-04-09
1
-3
/
+16
*
write_cxxrtl: add support for $sr cell.
whitequark
2020-04-09
1
-27
/
+35
*
write_cxxrtl: add support for $slice and $concat cells.
whitequark
2020-04-09
1
-1
/
+16
*
write_cxxrtl: improve writable memory handling.
whitequark
2020-04-09
2
-65
/
+87
*
write_cxxrtl: add support for hierarchical designs.
whitequark
2020-04-09
1
-18
/
+107
*
write_cxxrtl: avoid undefined behavior on out-of-bounds memory access.
whitequark
2020-04-09
2
-46
/
+78
*
write_cxxrtl: statically schedule comb logic and localize wires.
whitequark
2020-04-09
2
-68
/
+368
*
write_cxxrtl: elide wires for results of comb cells used once.
whitequark
2020-04-09
1
-35
/
+359
*
write_cxxrtl: new backend.
whitequark
2020-04-09
3
-0
/
+2010
