Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| | | | * | | | Merge pull request #3579 from jix/split_public_untested | Claire Xen | 2022-12-08 | 1 | -0/+39 | |
| | | | |\ \ \ | | | | | | | | | | | | | | | | | xprop: Add -split-public option | |||||
| | | | | * | | | xprop: Add -split-public option | Jannis Harder | 2022-12-08 | 1 | -0/+39 | |
| | | | |/ / / | ||||||
| | | * / / / | Improvements in "viz" command | Claire Xenia Wolf | 2022-12-07 | 1 | -17/+51 | |
| | | |/ / / | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
| | | * | | | Improvements in "viz" pass | Claire Xenia Wolf | 2022-12-07 | 1 | -313/+453 | |
| | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
| | | * | | | Various improvements in "viz" command | Claire Xenia Wolf | 2022-12-06 | 1 | -72/+242 | |
| | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
| | | * | | | Bugfix in splitcells pass | Claire Xenia Wolf | 2022-12-06 | 1 | -5/+13 | |
| | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
| | | * | | | Improvements in "viz" command | Claire Xenia Wolf | 2022-12-04 | 1 | -45/+196 | |
| | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
| | | * | | | Add "viz" pass for visualizing big-picture data flow in larger designs | Claire Xenia Wolf | 2022-12-04 | 2 | -0/+511 | |
| | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
| | | * | | | Add splitcells pass | Claire Xenia Wolf | 2022-12-04 | 2 | -0/+192 | |
| | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
| | | * | | | Merge branch 'master' of github.com:YosysHQ/yosys into claire/eqystuff | Claire Xenia Wolf | 2022-12-04 | 2 | -1/+8 | |
| | | |\ \ \ | |_|_|/ / / |/| | | | | | ||||||
* | | | | | | Merge pull request #3567 from YosysHQ/tcl_fix_crash | Miodrag Milanović | 2022-12-02 | 2 | -1/+8 | |
|\ \ \ \ \ \ | | | | | | | | | | | | | | | Fix tcl crash in case of error executing command | |||||
| * | | | | | | Fix tcl crash in case of error executing command | Miodrag Milanovic | 2022-11-30 | 2 | -1/+8 | |
| |/ / / / / | ||||||
| | | * | | | Merge branch 'xprop' of github.com:jix/yosys into claire/eqystuff | Claire Xenia Wolf | 2022-12-01 | 29 | -79/+2537 | |
| | | |\ \ \ | | | |/ / / | | |/| | | | ||||||
| | * | | | | miter: Add -make_cover option to cover each output pair difference | Jannis Harder | 2022-11-30 | 1 | -0/+14 | |
| | | | | | | ||||||
| | * | | | | formalff: Fix -ff2anyinit assertion error for fine FFs | Jannis Harder | 2022-11-30 | 1 | -0/+2 | |
| | | | | | | ||||||
| | * | | | | New xprop pass to encode 3-valued x-propagation using 2-valued logic | Jannis Harder | 2022-11-30 | 7 | -0/+2001 | |
| | | | | | | ||||||
| | * | | | | sim: Improved global clock handling | Jannis Harder | 2022-11-30 | 1 | -13/+14 | |
| | | | | | | ||||||
| | * | | | | opt_expr: Optimizations for `$bweqx` and `$bwmux` | Jannis Harder | 2022-11-30 | 1 | -0/+63 | |
| | | | | | | ||||||
| | * | | | | Add bwmuxmap pass | Jannis Harder | 2022-11-30 | 7 | -0/+76 | |
| | | | | | | ||||||
| | * | | | | Add bitwise `$bweqx` and `$bwmux` cells | Jannis Harder | 2022-11-30 | 9 | -11/+179 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The new bitwise case equality (`$bweqx`) and bitwise mux (`$bwmux`) cells enable compact encoding and decoding of 3-valued logic signals using multiple 2-valued signals. | |||||
| | * | | | | verilog_backend: Do not run bmuxmap or demuxmap in -noexpr mode. | Jannis Harder | 2022-11-30 | 1 | -2/+4 | |
| | | | | | | ||||||
| | * | | | | verilog_backend: Correctly sign extend output of signed `$modfloor` | Jannis Harder | 2022-11-30 | 1 | -2/+2 | |
| | | | | | | ||||||
| | * | | | | verilog_backend: Add -noparallelcase option | Jannis Harder | 2022-11-30 | 1 | -7/+31 | |
| | | | | | | ||||||
| | * | | | | simlib: Use optional SIMLIB_GLOBAL_CLOCK to define a global clock signal | Jannis Harder | 2022-11-30 | 1 | -2/+8 | |
| | | | | | | ||||||
| | * | | | | simlib: Silence iverilog warning for `$lut` | Jannis Harder | 2022-11-30 | 1 | -1/+1 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | iverilog complains about implicitly truncating LUT when connecting it to the `$bmux` A input. This explicitly truncates it to avoid that warning without changing the behaviour otherwise. | |||||
| | * | | | | simlib: Fix wide $bmux and avoid iverilog warnings | Jannis Harder | 2022-11-30 | 1 | -2/+2 | |
| | | | | | | ||||||
| | * | | | | satgen, simlib: Consistent x-propagation for `$pmux` cells | Jannis Harder | 2022-11-30 | 2 | -18/+20 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This updates satgen and simlib to use a `$pmux` model where the output is fully X when the S input is not all zero or one-hot with no x bits. | |||||
| | * | | | | opt_expr: Fix shift/shiftx optimizations | Jannis Harder | 2022-11-30 | 1 | -3/+3 | |
| | | | | | | ||||||
| | * | | | | opt_expr: Constant fold mux, pmux, bmux, demux, eqx, nex cells | Jannis Harder | 2022-11-29 | 1 | -0/+33 | |
| | | | | | | ||||||
| | * | | | | opt_expr: Optimize bitwise logic ops with one fully const input | Jannis Harder | 2022-11-29 | 1 | -0/+81 | |
| | | | | | | ||||||
| | * | | | | simplemap: Map `$xnor` to `$_XNOR_` cells | Jannis Harder | 2022-11-29 | 3 | -20/+5 | |
| |/ / / / | | | | | | | | | | | | | | | | | | | | | The previous mapping to `$_XOR_` and `$_NOT_` predates the addition of the `$_XNOR_` cell. | |||||
| | * / / | Add insbuf -chain mode | Claire Xenia Wolf | 2022-12-01 | 1 | -2/+38 | |
| |/ / / |/| | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | | | | Bump version | github-actions[bot] | 2022-12-01 | 1 | -1/+1 | |
| | | | | ||||||
* | | | | Merge pull request #3551 from daglem/struct-array-swapped-range | Jannis Harder | 2022-12-01 | 3 | -21/+192 | |
|\ \ \ \ | |/ / / |/| | | | Support for arrays with swapped ranges within structs | |||||
| * | | | Added asserts for current limitation of array dimensions in packed structs | Dag Lem | 2022-11-30 | 1 | -0/+8 | |
| | | | | ||||||
| * | | | Check for all cases of currently unsupported array dimensions in packed structs | Dag Lem | 2022-11-30 | 1 | -10/+13 | |
| | | | | ||||||
| * | | | Tests for unpacked arrays in packed structs are for the Yosys frontend only | Dag Lem | 2022-11-23 | 1 | -0/+4 | |
| | | | | ||||||
| * | | | Support for swapped ranges in second array dimension | Dag Lem | 2022-11-23 | 2 | -3/+52 | |
| | | | | ||||||
| * | | | Support for arrays with swapped ranges within structs | Dag Lem | 2022-11-12 | 3 | -11/+118 | |
| | | | | | | | | | | | | | | | | | | | | | | | | This also corrects the implementation of C type arrays within structs. Fixes #3550 | |||||
* | | | | Bump version | github-actions[bot] | 2022-11-29 | 1 | -1/+1 | |
| | | | | ||||||
* | | | | Merge pull request #3565 from jix/sat-def-formal | Jannis Harder | 2022-11-28 | 3 | -10/+46 | |
|\ \ \ \ | | | | | | | | | | | sat: Add -set-def-formal option to force defined $any* outputs | |||||
| * | | | | sat: Add -set-def-formal option to force defined $any* outputs | Jannis Harder | 2022-11-28 | 3 | -10/+46 | |
|/ / / / | ||||||
* | | | | Bump version | github-actions[bot] | 2022-11-26 | 1 | -1/+1 | |
| | | | | ||||||
* | | | | Merge pull request #3561 from YosysHQ/tcl_shell | Miodrag Milanović | 2022-11-25 | 2 | -8/+34 | |
|\ \ \ \ | | | | | | | | | | | Add TCL interactive shell mode | |||||
| * | | | | Add TCL interactive shell mode | Miodrag Milanovic | 2022-11-25 | 2 | -8/+34 | |
| | | | | | ||||||
* | | | | | Merge pull request #3560 from YosysHQ/verific_conf | Miodrag Milanović | 2022-11-25 | 3 | -8/+43 | |
|\ \ \ \ \ | |/ / / / |/| | | | | Support importing verilog configurations using Verific | |||||
| * | | | | update documentation | Miodrag Milanovic | 2022-11-25 | 1 | -3/+3 | |
| | | | | | ||||||
| * | | | | Support importing verilog configurations using Verific | Miodrag Milanovic | 2022-11-25 | 3 | -5/+40 | |
| | | | | | ||||||
* | | | | | Bump version | github-actions[bot] | 2022-11-25 | 1 | -1/+1 | |
| | | | | | ||||||
* | | | | | Remove docs dependency on yosys repo (#3558) | KrystalDelusion | 2022-11-24 | 39 | -18/+905 | |
|/ / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * Copies guidelines files into docs/ for website * Copying manual/CHAPTER_Prog for new docs * Copying manual/APPNOTE_011... for new docs Also adding faketime to list of packages for website build. Co-authored-by: KrystalDelusion <krystinedawn@yosyshq.com> |