aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* We have 2018 nowClifford Wolf2018-10-162-2/+2
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* After release is before releaseClifford Wolf2018-10-162-1/+9
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge branch 'yosys-0.8-rc'Clifford Wolf2018-10-162-141/+1201
|\
| * Yosys 0.8Clifford Wolf2018-10-161-1/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Update command reference manualClifford Wolf2018-10-161-140/+1200
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Improve Verific importer blackbox handlingClifford Wolf2018-10-071-2/+14
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge pull request #651 from ARandomOWL/stdcells_fixClifford Wolf2018-10-051-1/+1
|\ \ | | | | | | Fix IdString M in setup_stdcells()
| * | Fix IdString M in setup_stdcells()Adrian Wheeldon2018-10-041-1/+1
| | |
* | | Add "write_edif -attrprop"Clifford Wolf2018-10-051-11/+28
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Merge pull request #654 from mithro/patch-1Clifford Wolf2018-10-051-1/+1
|\ \ \ | | | | | | | | Fix misspelling in issue_template.md
| * | | Fix misspelling in issue_template.mdTim Ansell2018-10-041-1/+1
| | | | | | | | | | | | It's been bugging me :-P
* | | | Fix compiler warning in verific.ccClifford Wolf2018-10-051-0/+2
|/ / / | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Add inout ports to cells_xtra.vClifford Wolf2018-10-042-2/+14
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Merge pull request #650 from mithro/patch-1Clifford Wolf2018-10-041-0/+1
|\ \ \ | | | | | | | | xilinx: Adding missing inout IO port to IOBUF
| * | | xilinx: Adding missing inout IO port to IOBUFTim Ansell2018-10-031-0/+1
|/ / /
* | | Merge pull request #645 from daveshah1/ecp5_dram_fixClifford Wolf2018-10-021-0/+1
|\ \ \ | | | | | | | | ecp5: Don't map ROMs to DRAM
| * | | ecp5: Don't map ROMs to DRAMDavid Shah2018-10-011-0/+1
| | | | | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | | | Merge pull request #646 from tomverbeure/issue594Clifford Wolf2018-10-021-1/+2
|\ \ \ \ | | | | | | | | | | Fix for issue 594.
| * | | | Fix for issue 594.Tom Verbeure2018-10-021-1/+2
|/ / / /
* | | | Add read_verilog $changed supportDan Gisselquist2018-10-011-1/+4
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge branch 'yosys-0.8-rc' of github.com:YosysHQ/yosysClifford Wolf2018-09-301-1/+1
|\ \ \ \ | | |_|/ | |/| |
| * | | Fix handling of $past 2nd argument in read_verilogClifford Wolf2018-09-301-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge branch 'yosys-0.8-rc' of github.com:YosysHQ/yosysClifford Wolf2018-09-281-4/+4
|\| | | | |_|/ |/| |
| * | Update to v2 YosysVS templateClifford Wolf2018-09-281-4/+4
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Add "read_verilog -noassert -noassume -assert-assumes"Clifford Wolf2018-09-243-6/+49
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Added support for ommited "parameter" in Verilog-2001 style parameter decl ↵Clifford Wolf2018-09-231-3/+9
|/ / | | | | | | | | | | in SV mode Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge branch 'master' of https://github.com/mmicko/yosys into yosys-0.8-rcClifford Wolf2018-09-231-11/+11
|\ \
| * | added prefix to FDirection constants, fixing windows buildMiodrag Milanovic2018-09-211-11/+11
| | |
* | | Update CHANGELOGClifford Wolf2018-09-231-2/+35
|/ / | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Update CHANGLELOGClifford Wolf2018-09-211-5/+27
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Update ChangelogClifford Wolf2018-09-211-1/+54
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge pull request #633 from mmicko/masterClifford Wolf2018-09-193-1/+14
|\ \ | | | | | | Fix Cygwin build and document needed packages
| * | Fix Cygwin build and document needed packagesMiodrag Milanovic2018-09-193-1/+14
| | |
* | | Merge pull request #631 from acw1251/masterClifford Wolf2018-09-192-5/+5
|\ \ \ | |/ / |/| | Fixed typo in "verilog_write" help message
| * | Fixed typo in "verilog_write" help messageacw12512018-09-182-5/+5
|/ /
* | Merge pull request #625 from aman-goel/masterClifford Wolf2018-09-141-1/+7
|\ \ | | | | | | Minor revision to -expose in setundef pass
| * | Minor revision to -expose in setundef passAman Goel2018-09-101-1/+7
| | | | | | | | | | | | Adds default value option as -undef when -expose used. Not having set the value mode set can cause the setundef pass to abort.
* | | Merge pull request #627 from acw1251/masterClifford Wolf2018-09-141-1/+1
|\ \ \ | | | | | | | | Fixed minor typo in "sim" help message
| * | | Fixed minor typo in "sim" help messageacw12512018-09-121-1/+1
|/ / /
* | / Add iCE40 SB_SPRAM256KA simulation modelClifford Wolf2018-09-101-9/+30
| |/ |/| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add $lut support to Verilog back-endClifford Wolf2018-09-061-0/+13
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add "verific -L <int>" optionClifford Wolf2018-09-043-2/+16
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add "make ystests"Clifford Wolf2018-08-303-0/+10
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add GCC to osx deps (#620)Miodrag Milanović2018-08-281-1/+1
| | | | | | | | | | | | * Add GCC to osx deps * Force gcc-7 install
* | Merge pull request #619 from mmicko/masterClifford Wolf2018-08-282-6/+0
|\ \ | | | | | | Remove mercurial, since it is not needed anymore
| * | Remove mercurial, since it is not needed anymoreMiodrag Milanovic2018-08-282-6/+0
|/ /
* | Merge pull request #618 from ucb-bar/firrtl+modules+shiftfixesClifford Wolf2018-08-281-17/+112
|\ \ | | | | | | Add support for modules.
| * \ Merge branch 'master' into firrtl+modules+shiftfixesJim Lawson2018-08-2712-39/+92
| |\ \
| | * \ Merge pull request #3 from YosysHQ/masterJim Lawson2018-08-2712-39/+92
| | |\ \ | |_|/ / |/| | | merge with YosysHQ
* | | | Add "make coverage"Clifford Wolf2018-08-278-13/+21
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-22 20:47:28 +0000