aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-127-50/+76
|\
| * Merge pull request #928 from litghost/add_xc7_sim_modelsEddie Hung2019-04-123-41/+60
| |\ | | | | | | Add additional cells sim models for core 7-series primitives.
| | * Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.Keith Rothman2019-04-123-52/+14
| | | | | | | | | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
| | * Fix LUT6_2 definition.Keith Rothman2019-04-091-3/+3
| | | | | | | | | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
| | * Add additional cells sim models for core 7-series primatives.Keith Rothman2019-04-091-0/+57
| | | | | | | | | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
| * | Merge pull request #933 from dh73/masterClifford Wolf2019-04-121-3/+9
| |\ \ | | | | | | | | Fixing issues in CycloneV cell sim
| | * | Fixing issues in CycloneV cell simDiego2019-04-111-3/+9
| | |/
| * | Merge pull request #932 from YosysHQ/eddie/fixdlatchClifford Wolf2019-04-122-3/+4
| |\ \ | | |/ | |/| Recognise default entry in case even if all cases covered (fix for #931)
| | * Add default entry to testcaseEddie Hung2019-04-111-2/+3
| | |
| | * Recognise default entry in case even if all cases covered (#931)Eddie Hung2019-04-111-1/+1
| |/
| * Fix a few typosEddie Hung2019-04-081-3/+3
| |
* | Add non-input bits driven by unrecognised cells as ci_bitsEddie Hung2019-04-101-1/+1
| |
* | parse_aiger() to rename all $lut cells after "clean"Eddie Hung2019-04-101-24/+21
| |
* | More space fixingEddie Hung2019-04-081-2/+2
| |
* | Fix spacingEddie Hung2019-04-081-29/+29
| |
* | Merge branch 'master' into xaigEddie Hung2019-04-08115-710/+5842
|\|
| * Merge pull request #919 from YosysHQ/multiport_transpClifford Wolf2019-04-081-1/+2
| |\ | | | | | | memory_bram: Fix multiport make_transp
| | * memory_bram: Fix multiport make_transpDavid Shah2019-04-071-1/+2
| |/ | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * Add "read_ilang -lib"Clifford Wolf2019-04-055-3/+39
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Added missing argument checking to "mutate" commandClifford Wolf2019-04-041-0/+32
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Merge pull request #913 from smunaut/fix_proc_muxEddie Hung2019-04-031-1/+1
| |\ | | | | | | proc_mux: Fix crash when trying to optimize non-existant mux to shiftx
| | * proc_mux: Fix crash when trying to optimize non-existant mux to shiftxSylvain Munaut2019-04-031-1/+1
| |/ | | | | | | | | | | last_mux_cell can be NULL ... Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * Merge pull request #912 from YosysHQ/bram_addr_enClifford Wolf2019-04-031-0/+2
| |\ | | | | | | memory_bram: Consider read enable for address expansion register
| | * memory_bram: Consider read enable for address expansion registerDavid Shah2019-04-021-0/+2
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | Merge pull request #910 from ucb-bar/memupdatesClifford Wolf2019-04-031-30/+173
| |\ \ | | |/ | |/| Refine memory support to deal with general Verilog memory definitions.
| | * Refine memory support to deal with general Verilog memory definitions.Jim Lawson2019-04-011-30/+173
| | |
| * | Merge pull request #895 from YosysHQ/pmux2shiftxEddie Hung2019-04-021-0/+28
| |\ \ | | |/ | |/| RFC: Add a pmux-to-shiftx optimisation to proc_mux
| | * Create one $shiftx per bit in widthEddie Hung2019-03-251-10/+17
| | |
| | * Add a pmux-to-shiftx optimisation to proc_muxEddie Hung2019-03-231-0/+21
| | |
| * | Merge pull request #907 from YosysHQ/clifford/fix906Clifford Wolf2019-03-301-0/+2
| |\ \ | | | | | | | | Build Verilog parser with -DYYMAXDEPTH=100000
| | * | Build Verilog parser with -DYYMAXDEPTH=100000, fixes #906Clifford Wolf2019-03-291-0/+2
| |/ / | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | Merge pull request #901 from trcwm/libertyfixesClifford Wolf2019-03-284-9/+151
| |\ \ | | | | | | | | Libertyfixes: accept superfluous ; at end of group.
| | * | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-271-1/+1
| | | |
| | * | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-271-1/+1
| | | |
| | * | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-274-9/+151
| | | |
| * | | Merge pull request #903 from YosysHQ/bram_reset_transpClifford Wolf2019-03-281-0/+1
| |\ \ \ | | |/ / | |/| | memory_bram: Reset make_transp when growing read ports
| | * | memory_bram: Reset make_transp when growing read portsDavid Shah2019-03-271-0/+1
| | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | Add "read -verific" and "read -noverific"Clifford Wolf2019-03-271-6/+28
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Add "rename -output"Clifford Wolf2019-03-271-3/+23
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Improve "rename" help messageClifford Wolf2019-03-271-0/+6
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Add "cutpoint -undef"Clifford Wolf2019-03-261-10/+14
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Add "hdlname" attributeClifford Wolf2019-03-262-0/+5
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Fix "verific -extnets" for more complex situationsClifford Wolf2019-03-262-15/+93
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Add "cutpoint" passClifford Wolf2019-03-252-0/+165
| |/ / | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | Merge pull request #896 from YosysHQ/transp_fixesClifford Wolf2019-03-251-9/+16
| |\ \ | | | | | | | | memory_bram: Fix multiclock make_transp
| | * | memory_bram: Fix multiclock make_transpDavid Shah2019-03-241-9/+16
| | |/ | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | Merge pull request #897 from trcwm/libertyfixesClifford Wolf2019-03-258-22/+645
| |\ \ | | |/ | |/| Liberty parser: Accept ranges [A:B], and ignore missing ';'.
| | * spaces -> tabsNiels Moseley2019-03-251-78/+78
| | |
| | * EOL is now accepted as ';' replacement on lines that look like: ↵Niels Moseley2019-03-251-4/+3
| | | | | | | | | | | | feature_xyz(option)
| | * Updated the liberty parser to accept [A:B] ranges (AST has not been ↵Niels Moseley2019-03-248-7/+631
| |/ | | | | | | updated). Liberty parser now also accepts key : value pair lines that do not end in ';'.
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-25 00:02:15 +0000