aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Some cleanups in "ignore specify parser"Clifford Wolf2019-07-032-80/+6
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Comment out invalid syntaxEddie Hung2019-06-301-2/+2
|
* Add test from #1144, and try reading without '-specify' flagEddie Hung2019-06-282-0/+16
|
* Improve specify dummy parser, fixes #1144Clifford Wolf2019-06-281-2/+9
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge pull request #1046 from bogdanvuk/masterClifford Wolf2019-06-285-16/+127
|\ | | | | Optimizing DFFs whose initial value prevents their value from changing
| * Add help for "-sat" option inside opt_rmdff. "opt" can pass "-sat" tooBogdan Vukobratovic2019-06-272-2/+10
| |
| * Fix memory leak when one of multiple DFF cells is removed in opt_rmdffBogdan Vukobratovic2019-06-271-0/+5
| | | | | | | | | | | | When there are multiple DFFs and one of them is removed, its reference lingers inside bit2driver dict. While invoking handle_dff() function for other DFFs, this broken reference is used isnside sat_import_cell() function.
| * Merge remote-tracking branch 'upstream/master'Bogdan Vukobratovic2019-06-2737-143/+1631
| |\
| * | Refactor "opt_rmdff -sat"Clifford Wolf2019-06-204-373/+58
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | Merge branch 'master' of https://github.com/bogdanvuk/yosys into ↵Clifford Wolf2019-06-205-10/+423
| |\ \ | | | | | | | | | | | | clifford/ext1046
| | * | Move netlist helper module to passes/opt for the time beingBogdan Vukobratovic2019-06-142-1/+1
| | | |
| | * | Merge remote-tracking branch 'upstream/master'Bogdan Vukobratovic2019-06-1473-475/+1352
| | |\ \
| | * | | Prepare for situation when port of the signal cannot be foundBogdan Vukobratovic2019-06-142-2/+8
| | | | |
| | * | | Some cleanup, revert sat.ccBogdan Vukobratovic2019-06-142-13/+11
| | | | |
| | * | | Implement disconnection of constant register bitsBogdan Vukobratovic2019-06-132-44/+109
| | | | |
| | * | | Pass SigBit by value to Netlist algorithmsBogdan Vukobratovic2019-06-131-65/+84
| | | | |
| | * | | Rename satgen_algo.h -> algo.h, code cleanup and refactoringBogdan Vukobratovic2019-06-124-279/+265
| | | | |
| | * | | Generate satgen instance instead of calling sat passBogdan Vukobratovic2019-06-112-24/+129
| | | | |
| | * | | Refactor driver map generationBogdan Vukobratovic2019-06-101-0/+158
| | | | | | | | | | | | | | | | | | | | | | | | | - Implement iterators over the driver map that enumerate signals and cells within the cones of the signal
| | * | | Fix the regressionBogdan Vukobratovic2019-05-281-1/+2
| | | | |
| | * | | Merge remote-tracking branch 'upstream/master'Bogdan Vukobratovic2019-05-281-1/+11
| | |\ \ \
| | * | | | Optimizing DFFs whose initial value prevents their value from changingBogdan Vukobratovic2019-05-284-3/+78
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This is a proof of concept implementation that invokes SAT solver via Pass::call method.
* | | | | | Merge pull request #1139 from YosysHQ/dave/check-sim-iverilogEddie Hung2019-06-272-0/+19
|\ \ \ \ \ \ | | | | | | | | | | | | | | tests: Check that Icarus can parse arch sim models
| * | | | | | Add simcells.v, simlib.v, and some outputEddie Hung2019-06-271-1/+11
| | | | | | |
| * | | | | | tests: Check that Icarus can parse arch sim modelsDavid Shah2019-06-262-0/+9
| | |_|_|_|/ | |/| | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | | | GrrEddie Hung2019-06-271-1/+1
| | | | | |
* | | | | | CapitalisationEddie Hung2019-06-271-1/+1
| | | | | |
* | | | | | Make CHANGELOG clearerEddie Hung2019-06-271-0/+1
| | | | | |
* | | | | | Merge pull request #1143 from YosysHQ/clifford/fix1135Eddie Hung2019-06-274-8/+38
|\ \ \ \ \ \ | | | | | | | | | | | | | | Add "pmux2shiftx -norange"
| * | | | | | Add #1135 testcaseEddie Hung2019-06-272-5/+26
| | | | | | |
| * | | | | | Add "pmux2shiftx -norange", fixes #1135Clifford Wolf2019-06-272-3/+12
| |/ / / / / | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | synth_xilinx -arch -> -family, consistent with older synth_intelEddie Hung2019-06-271-7/+8
| | | | | |
* | | | | | Merge pull request #1142 from YosysHQ/clifford/fix1132Eddie Hung2019-06-272-6/+345
|\ \ \ \ \ \ | | | | | | | | | | | | | | Fix handling of partial covers in muxcover
| * | | | | | Copy tests from eddie/fix1132Eddie Hung2019-06-271-0/+320
| | | | | | |
| * | | | | | Fix handling of partial covers in muxcover, fixes #1132Clifford Wolf2019-06-271-6/+25
| |/ / / / / | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | Merge pull request #1138 from YosysHQ/koriakin/xc7nocarrymuxEddie Hung2019-06-272-12/+34
|\ \ \ \ \ \ | |/ / / / / |/| | | | | synth_xilinx: Add -nocarry and -nowidelut options
| * | | | | GrrrEddie Hung2019-06-261-2/+2
| | | | | |
| * | | | | Fix spacingEddie Hung2019-06-261-5/+5
| | | | | |
| * | | | | Oops. Actually use nocarry flag as spotted by @koriakinEddie Hung2019-06-261-5/+7
| | | | | |
| * | | | | synth_ecp5 rename -nomux to -nowidelut, but preserve formerEddie Hung2019-06-261-6/+6
| | | | | |
| * | | | | Merge branch 'xc7nocarrymux' of https://github.com/koriakin/yosys into ↵Eddie Hung2019-06-261-4/+24
| |\ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | koriakin/xc7nocarrymux
| | * | | | | synth_xilinx: Add -nocarry and -nomux options.Marcin Kościelnicki2019-04-301-7/+26
| | | | | | |
* | | | | | | Merge pull request #1137 from mmicko/cell_sim_fixClifford Wolf2019-06-262-14/+1
|\ \ \ \ \ \ \ | | | | | | | | | | | | | | | | Simulation model verilog fix
| * | | | | | | Simulation model verilog fixMiodrag Milanovic2019-06-262-14/+1
|/ / / / / / /
* | | | | | | Improve opt_clean handling of unused public wiresClifford Wolf2019-06-261-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | | Improve BTOR2 handling of undriven wiresClifford Wolf2019-06-261-3/+27
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | | Fix segfault on failed VERILOG_FRONTEND::const2ast, closes #1131Clifford Wolf2019-06-261-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | | Do not clean up buffer cells with "keep" attribute, closes #1128Clifford Wolf2019-06-261-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | | Escape scope names starting with dollar sign in smtio.pyClifford Wolf2019-06-261-1/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | | Add more ECP5 Diamond flip-flops.whitequark2019-06-262-30/+91
|/ / / / / / | | | | | | | | | | | | | | | | | | | | | | | | This includes all I/O registers, and a few more regular FFs where it was convenient.
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-05 02:07:22 +0000