iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Added the obvious optimizations to alumacc $macc generator	Clifford Wolf	2014-09-15	2	-0/+61
*	Improved maccmap tree bit packing	Clifford Wolf	2014-09-15	1	-16/+50
*	Fixed wreduce $shiftx handling	Clifford Wolf	2014-09-15	1	-1/+1
*	Fixed monitor notifications for removed cell	Clifford Wolf	2014-09-14	1	-0/+3
*	Added "synth" command	Clifford Wolf	2014-09-14	6	-20/+174
*	Fixed techmap_wrap for techmap_celltype	Clifford Wolf	2014-09-14	1	-9/+16
*	Using alumacc in techmap.v	Clifford Wolf	2014-09-14	1	-237/+33
*	Various fixes/cleanups in alumacc and maccmap	Clifford Wolf	2014-09-14	2	-2/+11
*	Added techmap_wrap attribute	Clifford Wolf	2014-09-14	1	-5/+28
*	alumacc fix for $pos cells	Clifford Wolf	2014-09-14	1	-13/+24
*	Extract $alu cells in alumacc	Clifford Wolf	2014-09-14	1	-1/+296
*	Merge $macc cells in alumacc pass	Clifford Wolf	2014-09-14	1	-1/+59
*	Basic $macc extract in alumacc	Clifford Wolf	2014-09-14	1	-4/+104
*	alumacc skeleton	Clifford Wolf	2014-09-14	2	-0/+64
*	Cleanup in wreduce	Clifford Wolf	2014-09-14	1	-11/+8
*	Using pkg-config to find libffi	Clifford Wolf	2014-09-13	1	-2/+2
*	Fixed simlib $macc model for xilinx xsim	Clifford Wolf	2014-09-08	1	-1/+15
*	Simplified $fa undef model	Clifford Wolf	2014-09-08	3	-15/+6
*	Fixes and cleanups for blackbox.v	Clifford Wolf	2014-09-08	2	-70/+73
*	Added $lcu cell type	Clifford Wolf	2014-09-08	8	-76/+142
*	Another $clog2 bugfix	Clifford Wolf	2014-09-08	1	-0/+2
*	Added "$fa" cell type	Clifford Wolf	2014-09-08	8	-6/+165
*	Trim msb/lsb zero bits from full adder in maccmap	Clifford Wolf	2014-09-08	1	-5/+27
*	Added "test_cell -const"	Clifford Wolf	2014-09-08	1	-2/+45
*	Using maccmap for $macc and $mul techmap	Clifford Wolf	2014-09-07	1	-190/+16
*	Added 'techmap_maccmap' techmap attribute	Clifford Wolf	2014-09-07	1	-19/+53
*	Added "maccmap" command	Clifford Wolf	2014-09-07	2	-0/+319
*	Added "test_cell -nosat"	Clifford Wolf	2014-09-07	1	-59/+73
*	Various bug fixes (related to $macc model testing)	Clifford Wolf	2014-09-06	4	-4/+5
*	Added $macc eval model	Clifford Wolf	2014-09-06	1	-0/+22
*	Added $macc SAT model	Clifford Wolf	2014-09-06	4	-11/+83
*	Fixed $clog2 (off by one error)	Clifford Wolf	2014-09-06	1	-2/+2
*	Added $macc simlib model (also use as techmap rule for now)	Clifford Wolf	2014-09-06	2	-0/+172
*	Fixed assignment of out-of bounds array element	Clifford Wolf	2014-09-06	1	-2/+26
*	Added $macc cell type	Clifford Wolf	2014-09-06	4	-9/+242
*	Fixed autotest for non-basename arguments	Clifford Wolf	2014-09-06	1	-0/+3
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2014-09-06	25	-39/+107
\|\
\| *	Merge pull request #38 from rubund/master	Clifford Wolf	2014-09-06	22	-39/+39
\| \|\
\| \| *	Corrected spelling mistakes found by lintian	Ruben Undheim	2014-09-06	22	-39/+39
\| \|/
\| *	Added tests/various/constmsk_test.ys	Clifford Wolf	2014-09-04	3	-0/+68
* \|	Added "test_cell -script"	Clifford Wolf	2014-09-06	1	-1/+8
\|/
*	Fixed "opt_const -fine" for $pos cells	Clifford Wolf	2014-09-04	1	-9/+4
*	Removed $bu0 cell type	Clifford Wolf	2014-09-04	18	-103/+27
*	Using $pos models for $bu0	Clifford Wolf	2014-09-03	3	-18/+3
*	Fixed "test_cells -vlog"	Clifford Wolf	2014-09-03	1	-4/+6
*	Fixes in $alu SAT- and eval-models	Clifford Wolf	2014-09-03	2	-6/+5
*	Undef-related fixes in simlib $alu model	Clifford Wolf	2014-09-02	1	-3/+6
*	Improvements in "test_cell -vlog"	Clifford Wolf	2014-09-02	1	-3/+8
*	Added test_cell -vlog	Clifford Wolf	2014-09-02	1	-2/+79
*	Create a default selection stack in RTLIL::Design::Design()	Clifford Wolf	2014-09-02	2	-2/+1