aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Fixed gcc build (intersynth backend)Clifford Wolf2013-03-231-14/+14
* Tiny fixes to verilog parserClifford Wolf2013-03-232-1/+9
* Various improvements in intersynth backendClifford Wolf2013-03-231-9/+56
* Added intersynth backendClifford Wolf2013-03-232-0/+141
* Added help -write-tex-command-reference-manual optionClifford Wolf2013-03-211-0/+38
* Added eclipse CDT project files to .gitignoreClifford Wolf2013-03-211-0/+2
* Added -S option for simple synthesis to gate logicClifford Wolf2013-03-211-2/+17
* Avoid verilog-2k in verilog backendClifford Wolf2013-03-211-0/+17
* Disabled the per-default dumping of ILANG codeClifford Wolf2013-03-211-1/+6
* Added -nomap option to memory passClifford Wolf2013-03-211-5/+19
* Merge branch 'hansiglaser-master'Clifford Wolf2013-03-193-10/+57
|\
| * added optimizations for single-bit $eq/$ne with constant input to opt_constClifford Wolf2013-03-191-0/+25
| * improved $mux optimization in opt_constClifford Wolf2013-03-191-2/+6
| * keep $mux and $_MUX_ optimizations separate in opt_constClifford Wolf2013-03-191-3/+3
| * added a TODOJohann Glaser2013-03-181-0/+2
| * added one more suggestion to optimize MUXes in pass "opt_const"Johann Glaser2013-03-181-0/+1
| * also optimize single-bit "$mux" cells in pass "opt_const", added suggestionsJohann Glaser2013-03-181-1/+5
| * fixed a crash when lines start with whitespaceJohann Glaser2013-03-181-2/+2
| * added description of Makefile include files for build configurationJohann Glaser2013-03-181-6/+17
|/
* More TODOs in READMEClifford Wolf2013-03-181-1/+7
* Merge branch 'hansi'Clifford Wolf2013-03-1813-29/+30
|\
| * Removed date from auto-generated passes/techmap/stdcells.incClifford Wolf2013-03-181-2/+1
| * Fixed abc eeror handlingClifford Wolf2013-03-181-2/+2
| * add header to autogenerated file on its originJohann Glaser2013-03-181-1/+3
| * fixed typosJohann Glaser2013-03-1812-26/+26
|/
* Fixed strerrno vs. strerror types in ABC passClifford Wolf2013-03-171-4/+4
* Merge branch 'hansi'Clifford Wolf2013-03-175-22/+49
|\
| * Cleaned up ABC file/io error handlingClifford Wolf2013-03-171-15/+13
| * Set execute bit on tests/openmsp430/run-synth.sh for realClifford Wolf2013-03-171-0/+0
| * added error checking at execution of ABCJohann Glaser2013-03-171-1/+19
| * corrected typosJohann Glaser2013-03-171-2/+2
| * set executable flags to run-synth.sh, added .gitignoreJohann Glaser2013-03-171-0/+3
| * added ckeck for Icarus Verilog, otherwise the tests are silently stoppedJohann Glaser2013-03-171-0/+7
| * corrected typosJohann Glaser2013-03-171-16/+17
|/
* Fixed gcc warnings and added error handling to shell escapeClifford Wolf2013-03-152-1/+5
* Added scc pass (find logic loops)Clifford Wolf2013-03-152-0/+300
* Added vi .*.swp files to .gitignoreClifford Wolf2013-03-151-0/+1
* Added [[CITE]] tags to abc and fsm_extract passesClifford Wolf2013-03-152-1/+15
* Added additional functionality and cleanups in sigtools.h and celltypes.hClifford Wolf2013-03-152-0/+33
* Changed prefix for selection operators from # to %Clifford Wolf2013-03-141-28/+28
* Added #ci and #co selection operatorsClifford Wolf2013-03-142-90/+136
* Added more features to #x selection operatorClifford Wolf2013-03-141-18/+42
* Added "select -write" commandClifford Wolf2013-03-141-7/+23
* More support code for $sr cellsClifford Wolf2013-03-142-1/+50
* Added $sr cell type to celltypes.hClifford Wolf2013-03-141-0/+1
* Fixed detection of public wires in opt_rmunusedClifford Wolf2013-03-101-3/+3
* Added shell escape to command languageClifford Wolf2013-03-101-0/+13
* Fixed and improved #x selection operatorClifford Wolf2013-03-081-14/+44
* Automatically select new objects in abc and techmap passesClifford Wolf2013-03-083-1/+19
* Added ## selection operator (union all on stack)Clifford Wolf2013-03-081-0/+9