index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
Remove a few log_{push,pop}()
Eddie Hung
2020-01-02
2
-8
/
+0
*
aigmap everything
Eddie Hung
2020-01-02
1
-1
/
+1
*
scc command to ignore blackboxes
Eddie Hung
2020-01-02
1
-3
/
+3
*
Move scc operations out of inner loop
Eddie Hung
2020-01-02
1
-8
/
+4
*
Cleanup
Eddie Hung
2020-01-02
1
-2
/
+1
*
Merge remote-tracking branch 'origin/xaig_dff' into eddie/abc9_refactor
Eddie Hung
2020-01-02
22
-1059
/
+981
|
\
|
*
Combine tests to check multiple clock domains
Eddie Hung
2020-01-02
1
-33
/
+10
|
*
synth_xilinx -dff to work with abc too
Eddie Hung
2020-01-02
1
-6
/
+14
|
*
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2020-01-02
27
-92
/
+160
|
|
\
|
*
|
Add 'abc9 -dff' to CHANGELOG
Eddie Hung
2020-01-02
1
-0
/
+1
|
*
|
Update doc
Eddie Hung
2020-01-02
1
-4
/
+4
|
*
|
Update comments
Eddie Hung
2020-01-02
1
-11
/
+6
|
*
|
abc9 -keepff -> -dff; refactor dff operations
Eddie Hung
2020-01-02
4
-166
/
+135
|
*
|
Clamp -46ps for FDPE* too
Eddie Hung
2020-01-01
1
-2
/
+2
|
*
|
Get rid of (* abc9_keep *) in write_xaiger too
Eddie Hung
2020-01-01
1
-15
/
+18
|
*
|
Cleanup abc9, update doc for -keepff option
Eddie Hung
2020-01-01
1
-6
/
+5
|
*
|
Restore abc9 -keepff
Eddie Hung
2020-01-01
4
-128
/
+46
|
*
|
attributes.count() -> get_bool_attribute()
Eddie Hung
2020-01-01
2
-3
/
+3
|
*
|
Re-arrange FD order
Eddie Hung
2019-12-31
3
-182
/
+182
|
*
|
Missing character
Eddie Hung
2019-12-31
1
-1
/
+1
|
*
|
Cleanup xilinx boxes
Eddie Hung
2019-12-31
2
-391
/
+425
|
*
|
Cleanup ice40 boxes
Eddie Hung
2019-12-31
3
-30
/
+43
|
*
|
Cleanup ecp5 boxes
Eddie Hung
2019-12-31
4
-35
/
+31
|
*
|
parse_xaiger to not take box_lookup
Eddie Hung
2019-12-31
4
-63
/
+37
|
*
|
parse_xaiger to reorder ports too
Eddie Hung
2019-12-31
1
-41
/
+26
|
*
|
Add some abc9 dff tests
Eddie Hung
2019-12-31
1
-0
/
+55
|
*
|
Do not re-order carry chain ports, just precompute iteration order
Eddie Hung
2019-12-31
2
-44
/
+32
|
*
|
Update abc9_xc7.box comments
Eddie Hung
2019-12-31
1
-18
/
+18
|
*
|
FDCE ports to be alphabetical
Eddie Hung
2019-12-31
1
-3
/
+3
|
*
|
Fix attributes on $__ABC9_ASYNC[01] whitebox
Eddie Hung
2019-12-31
1
-2
/
+2
|
*
|
Fix incorrect $__ABC9_ASYNC[01] box
Eddie Hung
2019-12-31
1
-2
/
+2
|
*
|
write_xaiger: be more precise with ff_bits, remove ff_aig_map
Eddie Hung
2019-12-31
1
-21
/
+19
|
*
|
Retry getting rid of write_xaiger's holes_mode
Eddie Hung
2019-12-31
1
-81
/
+41
|
*
|
Revert "Get rid of holes_mode"
Eddie Hung
2019-12-30
1
-35
/
+70
*
|
|
Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor
Eddie Hung
2020-01-02
40
-117
/
+192
|
\
\
\
|
*
\
\
Merge pull request #1604 from whitequark/unify-ram-naming
whitequark
2020-01-02
18
-40
/
+67
|
|
\
\
\
|
|
|
_
|
/
|
|
/
|
|
|
|
*
|
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
whitequark
2020-01-01
18
-40
/
+67
|
*
|
|
Merge pull request #1609 from YosysHQ/clifford/fix1596
Clifford Wolf
2020-01-02
1
-4
/
+25
|
|
\
\
\
|
|
*
|
|
Always create $shl, $shr, $sshl, $sshr cells with unsigned B inputs
Clifford Wolf
2020-01-02
1
-4
/
+25
|
*
|
|
|
Merge pull request #1601 from YosysHQ/eddie/synth_retime
Eddie Hung
2020-01-02
13
-48
/
+52
|
|
\
\
\
\
|
|
*
|
|
|
Update doc that "-retime" calls abc with "-dff -D 1"
Eddie Hung
2019-12-30
11
-12
/
+12
|
|
*
|
|
|
Disable synth_gowin -abc9 as it offers no advantages yet
Eddie Hung
2019-12-30
1
-12
/
+12
|
|
*
|
|
|
Revert "Revert "synth_* with -retime option now calls abc with -D 1 as well""
Eddie Hung
2019-12-30
11
-13
/
+13
|
|
*
|
|
|
Revert "ABC to call retime all the time"
Eddie Hung
2019-12-30
1
-11
/
+15
|
*
|
|
|
|
Merge pull request #1608 from YosysHQ/eddie/ifndef_YOSYS
Eddie Hung
2020-01-02
1
-6
/
+6
|
|
\
\
\
\
\
|
|
|
_
|
/
/
/
|
|
/
|
|
|
|
|
|
*
|
|
|
ifdef __ICARUS__ -> ifndef YOSYS
Eddie Hung
2020-01-01
1
-6
/
+6
|
|
/
/
/
/
|
*
|
|
|
Merge pull request #1606 from YosysHQ/eddie/improve_tests
Eddie Hung
2020-01-01
10
-19
/
+20
|
|
\
\
\
\
|
|
*
|
|
|
Revert insertion of 'reg', leave note behind
Eddie Hung
2020-01-01
1
-1
/
+2
|
|
*
|
|
|
Fix anlogic async flop mapping
Eddie Hung
2020-01-01
1
-8
/
+8
|
|
*
|
|
|
Do not do call equiv_opt when no sim model exists
Eddie Hung
2019-12-31
2
-4
/
+4
[next]