aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* sv: Improve testsDavid Shah2019-10-038-7/+30
* sv: Fix typedefs in blocksDavid Shah2019-10-031-2/+2
* sv: Disambiguate interface portsDavid Shah2019-10-031-3/+19
* Update CHANGELOG and READMEDavid Shah2019-10-032-0/+3
* sv: Add test scripts for typedefsDavid Shah2019-10-035-0/+31
* sv: Fix memories of typedefsDavid Shah2019-10-031-1/+1
* sv: Add %expectDavid Shah2019-10-031-0/+1
* sv: Add support for memories of a typedefDavid Shah2019-10-032-6/+30
* sv: Add support for memory typedefsDavid Shah2019-10-033-3/+44
* sv: Fix typedefs in packagesDavid Shah2019-10-032-4/+21
* sv: Fix typedef parametersDavid Shah2019-10-034-9/+70
* sv: Switch parser to glr, prep for typedefDavid Shah2019-10-036-11/+111
* Merge pull request #1425 from YosysHQ/dave/ecp5_pdp16David Shah2019-10-036-2/+184
|\
| * ecp5: Fix shuffle_enable portDavid Shah2019-10-011-2/+2
| * ecp5: Add support for mapping 36-bit wide PDP BRAMsDavid Shah2019-10-016-1/+183
* | Merge pull request #1423 from YosysHQ/eddie/techmap_replace_wireEddie Hung2019-10-022-0/+32
|\ \
| * | Also rename cells with _TECHMAP_REPLACE_. prefix, as per @cliffordwolfEddie Hung2019-10-021-4/+8
| * | Extend test with renaming cells with prefix tooEddie Hung2019-10-021-0/+2
| * | Add testEddie Hung2019-09-301-0/+16
| * | techmap wires named _TECHMAP_REPLACE_.<identifier> to create aliasEddie Hung2019-09-301-0/+10
| |/
* | log_dump() to support State enumEddie Hung2019-10-023-0/+6
* | Merge pull request #1428 from YosysHQ/clifford/fixbtorClifford Wolf2019-10-021-6/+9
|\ \
| * | Fix btor back-end to use "state" instead of "input" for undef init bitsClifford Wolf2019-10-021-6/+9
|/ /
* | Merge pull request #1426 from YosysHQ/mmicko/fix_environMiodrag Milanović2019-10-011-0/+2
|\ \ | |/ |/|
| * Define environ, fixes #1424Miodrag Milanovic2019-10-011-0/+2
|/
* Fix typoEddie Hung2019-09-301-1/+1
* Update doc for equiv_optEddie Hung2019-09-301-2/+3
* Merge pull request #1406 from whitequark/connect_rpcwhitequark2019-09-3011-0/+1767
|\
| * rpc: new frontend.whitequark2019-09-309-0/+744
| * libs: import json11.whitequark2019-09-303-0/+1023
* | Merge pull request #1397 from btut/fix/python_wrappers_inline_constructorsEddie Hung2019-09-301-0/+2
|\ \
| * | Generate Python wrappers for inline constructorsBenedikt Tutzer2019-09-231-0/+2
* | | Merge pull request #1416 from YosysHQ/mmicko/frontend_binary_inMiodrag Milanović2019-09-304-6/+10
|\ \ \
| * | | Fix reading aig files on windowsMiodrag Milanovic2019-09-291-1/+5
| * | | Open aig frontend as binary fileMiodrag Milanovic2019-09-294-5/+5
* | | | Bump versionClifford Wolf2019-09-301-1/+1
* | | | Merge pull request #1412 from YosysHQ/eddie/equiv_opt_async2syncClifford Wolf2019-09-301-0/+2
|\ \ \ \
| * | | | equiv_opt to call async2sync when not -multiclock like SymbiYosysEddie Hung2019-09-271-0/+2
* | | | | Merge pull request #1417 from YosysHQ/clifford/fixasync2syncClifford Wolf2019-09-301-0/+1
|\ \ \ \ \
| * | | | | Fix $dlatch handling in async2syncClifford Wolf2019-09-301-0/+1
|/ / / / /
* | | | | Add latch test modified from #1363Eddie Hung2019-09-302-0/+73
* | | | | Add LDCE/LDPE sim library, remove from *cells_xtra.{v,py}Eddie Hung2019-09-306-122/+46
* | | | | synth_xilinx: Support latches, remove used-up FF init values.Marcin Kościelnicki2019-09-303-2/+77
* | | | | Merge pull request #1414 from hzeller/improve-replace-with-empty-mapEddie Hung2019-09-291-0/+2
|\ \ \ \ \
| * | | | | Avoid work in replace() if rules empty.Henner Zeller2019-09-291-0/+2
* | | | | | Merge pull request #1359 from YosysHQ/xc7dspEddie Hung2019-09-2944-281/+6234
|\ \ \ \ \ \ | |_|_|/ / / |/| | | | |
| * | | | | Re-orderEddie Hung2019-09-272-2/+2
| * | | | | Missing (* mul2dsp *) for sliceBEddie Hung2019-09-271-2/+2
| * | | | | Ooops AREG and BREG to default to -1Eddie Hung2019-09-271-2/+2
| * | | | | Update doc with max cascade chain of 20Eddie Hung2019-09-261-2/+4
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-07 15:29:42 +0000