aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Little steps in realmath test benchClifford Wolf2014-06-162-0/+3
* Improved ternary support for real valuesClifford Wolf2014-06-161-13/+24
* Use undef (x/z vs. NaN) rules for real values from IEEE Std 1800-2012Clifford Wolf2014-06-162-0/+11
* Fixed parsing of TOK_INTEGER (implies TOK_SIGNED)Clifford Wolf2014-06-161-5/+11
* Added found_real feature to AstNode::detectSignWidthClifford Wolf2014-06-162-6/+11
* Added more calls to "hierarchy" to README fileClifford Wolf2014-06-151-3/+8
* Removed long running tests from tests/simple/realexpr.v (replaced by tests/re...Clifford Wolf2014-06-151-55/+0
* Added tests/realmath to "make test"Clifford Wolf2014-06-155-4/+6
* Improved AstNode::realAsConst for large numbersClifford Wolf2014-06-151-1/+1
* Improved realmath test benchClifford Wolf2014-06-152-5/+13
* Improved parsing of large integer constantsClifford Wolf2014-06-151-11/+28
* Improved AstNode::asReal for large integersClifford Wolf2014-06-152-10/+13
* improved realmath test benchClifford Wolf2014-06-141-1/+4
* improved (fixed) conversion of real values to bit vectorsClifford Wolf2014-06-144-11/+30
* progress in realmath test benchClifford Wolf2014-06-142-4/+45
* Fixed relational operators for const real expressionsClifford Wolf2014-06-141-8/+8
* added first draft of real math testcase generatorClifford Wolf2014-06-141-0/+52
* Progress in presentationClifford Wolf2014-06-145-3/+109
* Added %D and %c select commandsClifford Wolf2014-06-141-2/+20
* Added support for math functionsClifford Wolf2014-06-142-0/+127
* Added realexpr.v test caseClifford Wolf2014-06-141-0/+13
* Added handling of real-valued parameters/localparamsClifford Wolf2014-06-144-24/+62
* Implemented more real arithmeticClifford Wolf2014-06-141-27/+70
* Implemented basic real arithmeticClifford Wolf2014-06-143-6/+51
* Added real->int convertion in ast genrtlilClifford Wolf2014-06-141-0/+12
* Added Verilog lexer and parser support for real valuesClifford Wolf2014-06-134-3/+31
* Added read_verilog -sv options, added support for bit, logic,Clifford Wolf2014-06-127-8/+52
* Now we are in Yoys 0.3.0+ developmentClifford Wolf2014-06-082-1/+7
* Tagging Yosys 0.3.0Clifford Wolf2014-06-082-3/+47
* Updated ABC to 7600ffb9340cClifford Wolf2014-06-081-1/+1
* added tests for new verilog featuresClifford Wolf2014-06-072-6/+37
* fixed cell array handling of positional argumentsClifford Wolf2014-06-071-2/+11
* Add support for cell arraysClifford Wolf2014-06-076-1/+70
* Added support for repeat stmt in const functionsClifford Wolf2014-06-071-0/+19
* further improved const function supportClifford Wolf2014-06-073-17/+22
* made the generate..endgenrate keywords optionalClifford Wolf2014-06-061-4/+8
* improved const function supportClifford Wolf2014-06-063-5/+41
* fix functions with no block (but single statement, loop, etc.)Clifford Wolf2014-06-061-11/+4
* Added tests/simple/repwhile.vClifford Wolf2014-06-061-0/+20
* improved ast simplify of const functionsClifford Wolf2014-06-061-7/+28
* added while and repeat support to verilog parserClifford Wolf2014-06-064-1/+31
* Improved error message for options after front-end filename argumentsClifford Wolf2014-06-042-1/+5
* added tee cmdClifford Wolf2014-06-032-0/+89
* Fixed log messages in memory_dffClifford Wolf2014-06-011-0/+2
* Updated ABC to rev fa4404b395f0Clifford Wolf2014-05-291-1/+1
* Merge pull request #36 from hansiglaser/masterClifford Wolf2014-05-294-8/+54
|\
| * added log_header to miter and expose pass, show cell type for exposed portsJohann Glaser2014-05-282-3/+9
| * new flags -ignore_miss_func and -ignore_miss_dir for read_libertyJohann Glaser2014-05-281-4/+40
| * be more verbose when techmap yielded processesJohann Glaser2014-05-261-1/+5
|/
* Fixed bug in opt_reduce (see vloghammer issue_044)Clifford Wolf2014-05-121-1/+4
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-03 15:45:03 +0000