iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Added $lut support in test_cell, techmap, satgen	Clifford Wolf	2014-08-31	4	-9/+102
*	Added design->scratchpad	Clifford Wolf	2014-08-30	10	-64/+91
*	Added $alu cell type	Clifford Wolf	2014-08-30	5	-3/+67
*	Added autotest -e (do not use -noexpr on write_verilog)	Clifford Wolf	2014-08-30	3	-4/+6
*	Improved write address decoder generation memory_map	Clifford Wolf	2014-08-30	1	-16/+28
*	Fixed module->addPmux()	Clifford Wolf	2014-08-30	1	-1/+0
*	Using worker class in memory_map	Clifford Wolf	2014-08-30	1	-226/+231
*	Replaced $__alu CO/CS outputs with full-width CO output	Clifford Wolf	2014-08-30	1	-32/+28
*	Don't change existing binary FSM encoding if it is already optimal	Clifford Wolf	2014-08-30	1	-1/+6
*	Using $pmux info in fsm_extract to optimize transition ctrl_in patterns	Clifford Wolf	2014-08-30	1	-0/+10
*	Improved handling of $pmux cells in fsm_extract	Clifford Wolf	2014-08-30	1	-20/+75
*	Fixed inserting of Q-inverters in dfflibmap	Clifford Wolf	2014-08-27	1	-0/+5
*	Fixed printing of multi-line Makefile.conf	Clifford Wolf	2014-08-27	1	-1/+6
*	Implemented "rename -enumerate -pattern"	Clifford Wolf	2014-08-26	1	-4/+13
*	Print Makefile.conf as make info message	Clifford Wolf	2014-08-26	1	-1/+4
*	Checking for valid CONFIG value in Makefile	Clifford Wolf	2014-08-25	1	-6/+6
*	Optimize shift ops with constant rhs in opt_const	Clifford Wolf	2014-08-24	1	-0/+35
*	Added some additional log messages to opt_const	Clifford Wolf	2014-08-24	1	-1/+10
*	Added is_signed argument to SigSpec.as_int() and Const.as_int()	Clifford Wolf	2014-08-24	2	-6/+9
*	azonenberg: Make dump_vcd save model when temporal induction fails due to ste...	Clifford Wolf	2014-08-24	1	-0/+2
*	Only call proc_share_dirname() in techmap when necessary	Clifford Wolf	2014-08-23	1	-2/+1
*	Removed compatbility.{h,cc}: Not using open_memstream/fmemopen anymore	Clifford Wolf	2014-08-23	8	-195/+21
*	Changed frontend-api from FILE to std::istream	Clifford Wolf	2014-08-23	22	-89/+116
*	Changed backend-api from FILE to std::ostream	Clifford Wolf	2014-08-23	16	-728/+713
*	Added "stat -width"	Clifford Wolf	2014-08-22	1	-4/+37
*	Added emscripten (emcc) support to build system and some build fixes	Clifford Wolf	2014-08-22	11	-14/+101
*	Added DPI-C documentation to README file	Clifford Wolf	2014-08-22	1	-0/+12
*	Added support for non-standard <plugin>:<c_name> DPI syntax	Clifford Wolf	2014-08-22	1	-0/+12
*	Archibald Rust and Clifford Wolf: ffi-based dpi_call()	Clifford Wolf	2014-08-22	3	-9/+93
*	Added "plugin" command	Clifford Wolf	2014-08-22	6	-10/+136
*	Updated ABC to 4d547a5e065b	Clifford Wolf	2014-08-22	1	-1/+1
*	Cosmetic changes to FSM tests	Clifford Wolf	2014-08-21	1	-1/+1
*	Fixed small memory leak in ast simplify	Clifford Wolf	2014-08-21	1	-3/+3
*	Added support for DPI function with different names in C and Verilog	Clifford Wolf	2014-08-21	3	-9/+20
*	Added AstNode::asInt()	Clifford Wolf	2014-08-21	3	-2/+24
*	Fixed memory leak in DPI function calls	Clifford Wolf	2014-08-21	1	-0/+4
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2014-08-21	2	-63/+100
\|\
\| *	Added mod->addGate() methods for new gate types	Clifford Wolf	2014-08-19	2	-63/+100
* \|	Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)	Clifford Wolf	2014-08-21	8	-3/+135
* \|	Added support for global tasks and functions	Clifford Wolf	2014-08-21	3	-27/+49
\|/
*	Using "via_celltype" in $mul carry-save-acc implementation	Clifford Wolf	2014-08-18	1	-34/+72
*	Added "via_celltype" attribute on task/func	Clifford Wolf	2014-08-18	3	-18/+110
*	Performance fix for new $__lcu techmap rule	Clifford Wolf	2014-08-18	1	-7/+5
*	Replaced recursive lcu scheme with bk adder	Clifford Wolf	2014-08-18	1	-61/+31
*	Added const folding of AST_CASE to AST simplifier	Clifford Wolf	2014-08-18	3	-1/+41
*	Fixed proc_{self,share}_dirname error handling	Clifford Wolf	2014-08-17	1	-4/+2
*	Makefile fixes	Clifford Wolf	2014-08-17	1	-1/+4
*	Improved AST ProcessGenerator performance	Clifford Wolf	2014-08-17	1	-3/+3
*	Improved sig.remove2() performance	Clifford Wolf	2014-08-17	1	-2/+11
*	Use stackmap<> in AST ProcessGenerator	Clifford Wolf	2014-08-17	3	-24/+22