aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * Fix issue #269, optimize signed compare with 0C-Elegans2017-01-153-0/+81
| | | | | | | | | | | | | | | | add opt_compare pass and add it to opt for a < 0: if a is signed, replace with a[max_bit-1] for a >= 0: if a is signed, replace with ~a[max_bit-1]
* | Improve opt_rmdff support for $dlatch cellsClifford Wolf2017-01-311-4/+22
| |
* | Add "yosys-smtbmc --aig <aim_filename>:<aiw_filename>" supportClifford Wolf2017-01-301-5/+14
| |
* | Add $ff and $_FF_ support to equiv_simpleClifford Wolf2017-01-301-2/+2
| |
* | Add "yosys-smtbmc --aig-noheader" and AIGER mem init supportClifford Wolf2017-01-282-8/+55
| |
* | Be more conservative with merging large cells into FSMsClifford Wolf2017-01-261-3/+17
| |
* | Add warnings for quickly growing FSM table size in fsm_expandClifford Wolf2017-01-261-0/+10
| |
* | Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2017-01-262-4/+1
|\ \
| * | Fix RTLIL::Memory::start_offset initializationClifford Wolf2017-01-251-0/+1
| | |
| * | Merge pull request #293 from thoughtpolice/minor-cleanupClifford Wolf2017-01-161-4/+0
| |\ \ | | | | | | | | Delete some dead code in the Hierarchy pass
| | * | passes/hierarchy: delete some dead codeAustin Seipp2017-01-151-4/+0
| |/ / | | | | | | | | | Signed-off-by: Austin Seipp <aseipp@pobox.com>
* / / Add "enum" and "typedef" lexer supportClifford Wolf2017-01-172-1/+4
|/ /
* / Fix bug in AstNode::mem2reg_as_needed_pass2()Clifford Wolf2017-01-151-0/+2
|/
* Fix $initstate handling bug in yosys-smtbmcClifford Wolf2017-01-111-0/+2
|
* Update ABC to hg id f8cadfe3861fClifford Wolf2017-01-111-3/+3
|
* Updated ABC to hg id 38b26a543f1dClifford Wolf2017-01-081-1/+1
|
* Fixed handling of local memories in functionsClifford Wolf2017-01-051-2/+2
|
* Added "check -initdrv"Clifford Wolf2017-01-041-3/+82
|
* Added handling of local memories and error for local decls in unnamed blocksClifford Wolf2017-01-041-1/+10
|
* Implicitly set "yosys-smtbmc --noprogress" on windowsClifford Wolf2017-01-041-3/+4
|
* Fixed typo in tests/simple/arraycells.vClifford Wolf2017-01-041-1/+1
|
* Fixed "yosys-smtbmc --noprogress"Clifford Wolf2017-01-041-1/+1
|
* Added Verilog $rtoi and $itor supportClifford Wolf2017-01-031-24/+30
|
* Handle "always 1" like "always -1" in .smtc filesClifford Wolf2017-01-021-7/+5
|
* Added cell port resizing to hierarchy passClifford Wolf2017-01-011-0/+56
|
* Updated ABC to hg id 55cd83f432c0Clifford Wolf2016-12-311-1/+1
|
* Bugfix in RTLIL::SigSpec::remove2()Clifford Wolf2016-12-311-3/+4
|
* Updated ABC to hg id 8c6a635f7a20Clifford Wolf2016-12-291-1/+1
|
* Improved write_json help messageClifford Wolf2016-12-291-0/+4
|
* Updated ABC to hg id f591c081d5e7Clifford Wolf2016-12-261-1/+1
|
* Merge pull request #284 from azonenberg/masterClifford Wolf2016-12-246-65/+328
|\ | | | | greenpak4: Support for many new cell types
| * Merge pull request #1 from azonenberg-hk/masterAndrew Zonenberg2016-12-2319-70/+586
| |\ | | | | | | Pull changes from HK trip
| | * Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-12-235-4/+44
| | |\ | |_|/ |/| |
* | | Simplified log_spacer() codeClifford Wolf2016-12-231-6/+2
| | |
* | | Added "yosys -W regex"Clifford Wolf2016-12-223-2/+44
| | |
* | | Added AIGER back-end to automatic back-end detectionClifford Wolf2016-12-211-0/+2
| | |
* | | Updated ABC to hg rev a4872e22c646Clifford Wolf2016-12-211-1/+1
| | |
* | | Updated ABC to hg rev 8bab2eedbba4Clifford Wolf2016-12-211-1/+1
| | |
| | * greenpak4: Added INT pin to GP_SPIAndrew Zonenberg2016-12-211-1/+3
| | |
| | * greenpak4: removed unused MISO pin from GP_SPIAndrew Zonenberg2016-12-211-1/+0
| | |
| | * greenpak4: Removed SPI_BUFFER parameterAndrew Zonenberg2016-12-201-1/+0
| | |
| | * greenpak4: replaced MOSI/MISO with single one-way SDAT pinAndrew Zonenberg2016-12-201-2/+1
| | |
| | * greenpak4: Changed port names on GP_SPI for clarityAndrew Zonenberg2016-12-201-4/+4
| | |
| | * greenpak4: Initial implementation of GP_SPI cellAndrew Zonenberg2016-12-201-0/+27
| | |
| | * Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-12-172-1/+61
| | |\ | |_|/ |/| |
* | | Added "verilog_defines" commandClifford Wolf2016-12-151-0/+60
| | |
* | | Bugfix in comment handlingClifford Wolf2016-12-131-1/+1
| | |
| | * greenpak4: Updated GP_DCMP cell modelAndrew Zonenberg2016-12-171-2/+20
| | |
| | * greenpak: Fixes to GP_DCMP* blocks. Added GP_CLKBUF.Andrew Zonenberg2016-12-161-5/+10
| | |
| | * greenpak4: Initial version of GP_DCMP skeleton (not yet usable). Changed ↵Andrew Zonenberg2016-12-151-5/+24
| | | | | | | | | | | | interface to GP_DCMPMUX