aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* cxxrtl: only write VCD values that were actually updated.whitequark2020-06-071-10/+30
| | | | | On a representative design (Minerva SoC) this reduces VCD file size by ~20× and runtime by ~3×.
* cxxrtl: add a VCD writer using debug information.whitequark2020-06-071-0/+194
|
* Merge pull request #2115 from whitequark/cxxrtl-introspectionwhitequark2020-06-064-5/+396
|\ | | | | cxxrtl: add debug information to the C++ API, and add introspection via a new C API
| * cxxrtl: add a C API for driving and introspecting designs.whitequark2020-06-064-29/+291
| | | | | | | | | | | | Compared to the C++ API, the C API currently has two limitations: 1. Memories cannot be updated in a race-free way. 2. Black boxes cannot be implemented in C.
| * cxxrtl: generate debug information for non-localized public wires.whitequark2020-06-062-2/+131
|/ | | | | | | | | | Debug information describes values, wires, and memories with a simple C-compatible layout. It can be emitted on demand into a map, which has no runtime cost when it is unused, and allows late bound designs. The `hdlname` attribute is used as the lookup key such that original names, as emitted by the frontend, can be used for debugging and introspection.
* Merge pull request #2110 from BracketMaster/masterwhitequark2020-06-061-1/+1
|\ | | | | MacOS has even stricter stack limits in catalina.
| * more reasonable numbers for memoryYehowshua Immanuel2020-06-041-1/+1
| |
| * MacOS has even stricter stack limits in catalina.Yehowshua Immanuel2020-06-041-1/+1
| | | | | | Invoking sby in macOS Catalina fails because of bizarre stack limits in Catalina.
* | Merge pull request #2113 from whitequark/cxxrtl-fix-sshrwhitequark2020-06-051-1/+1
|\ \ | | | | | | cxxrtl: fix implementation of $sshr cell
| * | cxxrtl: fix implementation of $sshr cell.whitequark2020-06-051-1/+1
| | | | | | | | | | | | Fixes #2111.
* | | Merge pull request #2109 from nakengelhardt/btor_internal_namesN. Engelhardt2020-06-051-5/+5
|\ \ \ | | | | | | | | btor backend: make not printing internal names default
| * | | btor backend: make not printing internal names defaultN. Engelhardt2020-06-041-5/+5
| | | |
* | | | Add missing .gitignore fileClaire Wolf2020-06-041-0/+2
| |_|/ |/| | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
* | | Merge pull request #2041 from PeterCrozier/structclairexen2020-06-0410-204/+690
|\ \ \ | | | | | | | | Implementation of SV structs.
| * \ \ Merge branch 'master' into structPeter Crozier2020-06-03154-2453/+4094
| |\ \ \
| * | | | Allow structs within structs.Peter Crozier2020-05-123-7/+38
| | | | |
| * | | | Generalise structs and add support for packed unions.Peter Crozier2020-05-128-59/+209
| | | | |
| * | | | Implement SV structs.Peter Crozier2020-05-089-205/+510
| | | | |
* | | | | Merge pull request #2099 from Xiretza/manual-include-pathclairexen2020-06-041-1/+4
|\ \ \ \ \ | | | | | | | | | | | | Use in-tree include directory in manual build
| * | | | | Use in-tree include directory in manual buildXiretza2020-05-301-1/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This is basically the same issue as in tests/various/plugin.sh, which uses yosys-config to compile a plugin. `yosys-config --cxxflags` points to `$PREFIX/share/` (/usr/local/share by default), which might not exist yet or might be out of date. Building directly from the headers in ./share/ avoids this.
* | | | | | Add codeowners file (#2098)N. Engelhardt2020-06-041-0/+37
| | | | | |
* | | | | | Merge pull request #2077 from YosysHQ/eddie/abc9_dff_improveEddie Hung2020-06-046-55/+143
|\ \ \ \ \ \ | |_|_|_|/ / |/| | | | | abc9: -dff improvements
| * | | | | abc9_ops: fix commentEddie Hung2020-05-301-1/+1
| | | | | |
| * | | | | abc9_ops: update messaging (credit to @Xiretza for spotting)Eddie Hung2020-05-302-8/+8
| | | | | |
| * | | | | abc9_ops: optimise to not derive unless attribute existsEddie Hung2020-05-291-4/+8
| | | | | |
| * | | | | abc9_ops: -reintegrate use SigMap to remove (* init *) from $_DFF_[NP]_Eddie Hung2020-05-293-7/+25
| | | | | |
| * | | | | tests: add test for abc9 -dff removing a redundant flop entirelyEddie Hung2020-05-251-0/+15
| | | | | |
| * | | | | abc9_ops: -reintegrate to preserve flop namesEddie Hung2020-05-251-5/+25
| | | | | |
| * | | | | tests: add testcase for abc9 -dff preserving flop namesEddie Hung2020-05-251-0/+34
| | | | | |
| * | | | | aiger: cleanupEddie Hung2020-05-251-2/+5
| | | | | |
| * | | | | xaiger: cleanupEddie Hung2020-05-251-28/+22
| | | | | |
* | | | | | Add printf format attributes to btorf/infof helper functionsClaire Wolf2020-06-041-3/+3
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
* | | | | | Merge pull request #2108 from nakengelhardt/btor_internal_namesclairexen2020-06-041-33/+42
|\ \ \ \ \ \ | | | | | | | | | | | | | | btor backend: add option to not include internal names
| * | | | | | btor backend: add option to not include internal namesN. Engelhardt2020-06-041-33/+42
|/ / / / / /
* | | | | | Merge pull request #2006 from jersey99/signed-in-rtlil-wirewhitequark2020-06-047-2/+19
|\ \ \ \ \ \ | | | | | | | | | | | | | | Preserve 'signed'-ness of a verilog wire through RTLIL
| * | | | | | frontends/json/jsonparse.cc: Like the upto field read_json can also read the ↵Vamsi K Vytla2020-04-271-1/+6
| | | | | | | | | | | | | | | | | | | | | | | | | | | | signedness of a wire
| * | | | | | Preserve 'signed'-ness of a verilog wire through RTLILVamsi K Vytla2020-04-276-1/+13
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | As per suggestion made in https://github.com/YosysHQ/yosys/pull/1987, now: RTLIL::wire holds an is_signed field. This is exported in JSON backend This is exported via dump_rtlil command This is read in via ilang_parser
* | | | | | | Merge pull request #2070 from hackfin/masterN. Engelhardt2020-06-042-13/+16
|\ \ \ \ \ \ \ | | | | | | | | | | | | | | | | Pyosys API: idict type handling
| * \ \ \ \ \ \ Merge branch 'master' of https://github.com/hackfin/yosysMartin2020-05-191-7/+36
| |\ \ \ \ \ \ \
| * | | | | | | | idict handling in wrapperMartin2020-05-192-13/+16
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Also, re-applied no-line-break workaround to rtlil.h to make parser catch all methods.
* | | | | | | | | Merge pull request #2082 from YosysHQ/eddie/abc9_scc_fixesEddie Hung2020-06-033-3/+18
|\ \ \ \ \ \ \ \ \ | |_|_|_|_|_|_|/ / |/| | | | | | | | abc9: fixes around handling combinatorial loops
| * | | | | | | | tests: tidy up testcaseEddie Hung2020-06-031-3/+0
| | | | | | | | |
| * | | | | | | | abc9_ops: -prep_xaiger exclude (* abc9_keep *) wires from toposortEddie Hung2020-05-251-2/+4
| | | | | | | | |
| * | | | | | | | xaiger: promote abc9_keep wiresEddie Hung2020-05-251-1/+1
| | | | | | | | |
| * | | | | | | | tests: add ecp5 latch testcase with -abc9Eddie Hung2020-05-251-0/+16
| | | | | | | | |
* | | | | | | | | Merge pull request #2080 from YosysHQ/eddie/fix_test_warningsEddie Hung2020-06-036-7/+7
|\ \ \ \ \ \ \ \ \ | |_|_|_|_|_|_|_|/ |/| | | | | | | | tests: reduce test warnings
| * | | | | | | | tests: fix some test warningsEddie Hung2020-05-256-7/+7
| | |_|_|_|/ / / | |/| | | | | |
* | | | | | | | Merge pull request #2104 from whitequark/simplify-techmapwhitequark2020-06-033-40/+8
|\ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | techmap: simplify
| * | | | | | | | techmap: remove dead variable. NFC.whitequark2020-06-031-1/+0
| | | | | | | | |
| * | | | | | | | techmap: use C++11 default member initializers. NFC.whitequark2020-06-021-16/+6
| | | | | | | | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-04 00:50:16 +0000