aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* EnglishEddie Hung2019-10-031-3/+3
|
* More fixesEddie Hung2019-10-011-16/+16
|
* Escape Verilog identifiers for legality outside of YosysEddie Hung2019-10-011-48/+48
|
* No need to punch ports at allEddie Hung2019-09-302-13/+24
|
* Resolve FIXME on calling proc just onceEddie Hung2019-09-301-2/+2
|
* Cleanup $currQ from aigerparseEddie Hung2019-09-301-2/+0
|
* Remove need for $currQ port connectionEddie Hung2019-09-304-114/+129
|
* Add explanation to abc_map.vEddie Hung2019-09-301-0/+16
|
* CleanupEddie Hung2019-09-301-100/+3
|
* Add commentEddie Hung2019-09-301-0/+1
|
* Use a cell_cache to instantiate once rather than opt_merge callEddie Hung2019-09-301-15/+15
|
* scc call on active module module only, plus cleanupEddie Hung2019-09-302-29/+28
|
* Use derived moduleEddie Hung2019-09-301-22/+5
|
* Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-09-3029-132/+1981
|\
| * Update doc for equiv_optEddie Hung2019-09-301-2/+3
| |
| * Merge pull request #1406 from whitequark/connect_rpcwhitequark2019-09-3011-0/+1767
| |\ | | | | | | rpc: new frontend
| | * rpc: new frontend.whitequark2019-09-309-0/+744
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A new pass, connect_rpc, allows any HDL frontend that can read/write JSON from/to stdin/stdout or an unix socket or a named pipe to participate in elaboration as a first class citizen, such that any other HDL supported by Yosys directly or indirectly can transparently instantiate modules handled by this frontend. Recognizing that many HDL frontends emit Verilog, it allows the RPC frontend to direct Yosys to process the result of instantiation via any built-in Yosys frontend. The resulting RTLIL is then hygienically integrated into the overall design.
| | * libs: import json11.whitequark2019-09-303-0/+1023
| | | | | | | | | | | | | | | This commit imports the code from upstream commit dropbox/json11@8ccf1f0c5ecab6151a65f216e7eeccd8588e5457.
| * | Merge pull request #1397 from btut/fix/python_wrappers_inline_constructorsEddie Hung2019-09-301-0/+2
| |\ \ | | | | | | | | Generate Python wrappers for inline constructors
| | * | Generate Python wrappers for inline constructorsBenedikt Tutzer2019-09-231-0/+2
| | | | | | | | | | | | | | | | Fixes: #1353
| * | | Merge pull request #1416 from YosysHQ/mmicko/frontend_binary_inMiodrag Milanović2019-09-304-6/+10
| |\ \ \ | | | | | | | | | | Open aig frontend as binary file
| | * | | Fix reading aig files on windowsMiodrag Milanovic2019-09-291-1/+5
| | | | |
| | * | | Open aig frontend as binary fileMiodrag Milanovic2019-09-294-5/+5
| | | | |
| * | | | Bump versionClifford Wolf2019-09-301-1/+1
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | Merge pull request #1412 from YosysHQ/eddie/equiv_opt_async2syncClifford Wolf2019-09-301-0/+2
| |\ \ \ \ | | | | | | | | | | | | equiv_opt to call async2sync when not -multiclock like SymbiYosys
| | * | | | equiv_opt to call async2sync when not -multiclock like SymbiYosysEddie Hung2019-09-271-0/+2
| | | | | |
| * | | | | Merge pull request #1417 from YosysHQ/clifford/fixasync2syncClifford Wolf2019-09-301-0/+1
| |\ \ \ \ \ | | | | | | | | | | | | | | Fix $dlatch handling in async2sync
| | * | | | | Fix $dlatch handling in async2syncClifford Wolf2019-09-301-0/+1
| |/ / / / / | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | Add latch test modified from #1363Eddie Hung2019-09-302-0/+73
| | | | | |
| * | | | | Add LDCE/LDPE sim library, remove from *cells_xtra.{v,py}Eddie Hung2019-09-306-122/+46
| | | | | |
| * | | | | synth_xilinx: Support latches, remove used-up FF init values.Marcin Kościelnicki2019-09-303-2/+77
| | | | | | | | | | | | | | | | | | | | | | | | Fixes #1387.
* | | | | | Missing endmoduleEddie Hung2019-09-291-0/+1
| | | | | |
* | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-09-2945-281/+6242
|\| | | | |
| * | | | | Merge pull request #1414 from hzeller/improve-replace-with-empty-mapEddie Hung2019-09-291-0/+2
| |\ \ \ \ \ | | | | | | | | | | | | | | Avoid work in replace() if rules empty.
| | * | | | | Avoid work in replace() if rules empty.Henner Zeller2019-09-291-0/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This speeds up processing when number of bits are large but there is actually nothing to replace. Adresses part of #1382. Signed-off-by: Henner Zeller <h.zeller@acm.org>
| * | | | | | Merge pull request #1359 from YosysHQ/xc7dspEddie Hung2019-09-2944-281/+6234
| |\ \ \ \ \ \ | | |_|_|/ / / | |/| | | | | DSP inference for Xilinx (improved for ice40, initial support for ecp5)
| | * | | | | Re-orderEddie Hung2019-09-272-2/+2
| | | | | | |
| | * | | | | Missing (* mul2dsp *) for sliceBEddie Hung2019-09-271-2/+2
| | | | | | |
| | * | | | | Ooops AREG and BREG to default to -1Eddie Hung2019-09-271-2/+2
| | | | | | |
| | * | | | | Update doc with max cascade chain of 20Eddie Hung2019-09-261-2/+4
| | | | | | |
| | * | | | | Do not always zero out C (e.g. during cascade breaks)Eddie Hung2019-09-262-7/+3
| | | | | | |
| | * | | | | Update docEddie Hung2019-09-261-1/+2
| | | | | | |
| | * | | | | Zero out portsEddie Hung2019-09-261-2/+2
| | | | | | |
| | * | | | | xilinx_dsp_cascade to also cascade AREG and BREGEddie Hung2019-09-262-454/+172
| | | | | | |
| | * | | | | Try recursive pmgen for P cascadeEddie Hung2019-09-261-88/+118
| | | | | | |
| | * | | | | Combine 'flatten' & 'coarse' labels in synth_ecp5 so proc run onceEddie Hung2019-09-261-9/+4
| | | | | | |
| | * | | | | TypoEddie Hung2019-09-261-1/+1
| | | | | | |
| | * | | | | CREG to check for \keepEddie Hung2019-09-261-0/+3
| | | | | | |
| | * | | | | Remove newlineEddie Hung2019-09-261-1/+0
| | | | | | |
| | * | | | | select onceEddie Hung2019-09-262-8/+12
| | | | | | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-16 12:59:44 +0000