aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | | Cleanup opt_expr.ccEddie Hung2019-08-061-35/+30
| | |_|/ / / / | |/| | | | |
* | | | | | | Merge pull request #1261 from YosysHQ/clifford/verific_initClifford Wolf2019-08-103-12/+74
|\ \ \ \ \ \ \
| * | | | | | | Automatically prune init attributes in verific front-end, fixes #1237Clifford Wolf2019-08-073-12/+74
* | | | | | | | Merge pull request #1263 from ucb-bar/firrtl_err_on_unsupported_cellClifford Wolf2019-08-101-1/+1
|\ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ Merge branch 'master' into firrtl_err_on_unsupported_cellJim Lawson2019-08-0764-489/+1315
| |\ \ \ \ \ \ \ \ | | | |_|/ / / / / | | |/| | | | | |
| * | | | | | | | Call log_error() instead of log_warning() on unsupported cell type in FIRRTL ...Jim Lawson2019-07-241-1/+1
* | | | | | | | | Merge pull request #1270 from YosysHQ/eddie/alu_lcu_docClifford Wolf2019-08-101-8/+36
|\ \ \ \ \ \ \ \ \
| * | | | | | | | | Reformat so it shows up/looks nice when "help $alu" and "help $alu+"Eddie Hung2019-08-091-25/+34
| * | | | | | | | | A bit more on where $lcu comes fromEddie Hung2019-08-091-0/+2
| * | | | | | | | | Add more commentsEddie Hung2019-08-091-4/+18
| * | | | | | | | | Add a few comments to document $alu and $lcuEddie Hung2019-08-081-9/+12
* | | | | | | | | | Merge pull request #1272 from mmicko/travis_fixClifford Wolf2019-08-101-1/+1
|\ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | ABC requires it like thisMiodrag Milanovic2019-08-091-1/+1
| * | | | | | | | | | Propagate parameters for Travis buildMiodrag Milanovic2019-08-091-1/+1
| | |_|_|_|_|/ / / / | |/| | | | | | | |
* | | | | | | | | | Merge pull request #1274 from YosysHQ/eddie/fix_1271Clifford Wolf2019-08-101-0/+1
|\ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | Add __STDC_FORMAT_MACROS before <inttypes.h> as per @mithroEddie Hung2019-08-091-0/+1
| |/ / / / / / / / /
* | | | | | | | | | Merge pull request #1276 from YosysHQ/clifford/fix1273Clifford Wolf2019-08-101-15/+54
|\ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | Disable NMUX, AOI3, OAI3, AOI4, OAI4 in ABC default gate lib, add "abc -g all...Clifford Wolf2019-08-091-15/+54
| |/ / / / / / / / /
* | | | | | | | | | Merge pull request #1267 from whitequark/proc_prune-fix-1243whitequark2019-08-091-9/+7
|\ \ \ \ \ \ \ \ \ \ | |/ / / / / / / / / |/| | | | | | | | |
| * | | | | | | | | proc_prune: fix handling of exactly identical assigns.whitequark2019-08-081-9/+7
| |/ / / / / / / /
* | | | | | | | | Merge pull request #1264 from YosysHQ/eddie/fix_1254Eddie Hung2019-08-081-0/+6
|\ \ \ \ \ \ \ \ \
| * | | | | | | | | opt_lut to ignore LUT cells, or those that drive bits, with (* keep *)Eddie Hung2019-08-071-0/+6
| |/ / / / / / / /
* | | | | | | | | Merge pull request #1266 from YosysHQ/eddie/ice40_full_adderEddie Hung2019-08-0820-180/+180
|\ \ \ \ \ \ \ \ \ | |/ / / / / / / / |/| | | | | | | |
| * | | | | | | | Remove dump callEddie Hung2019-08-071-1/+0
| * | | | | | | | Move tests/various/opt* into tests/opt/Eddie Hung2019-08-075-1/+1
| * | | | | | | | Remove ice40_unlut call, simply do equiv_opt on synth_ice40Eddie Hung2019-08-071-3/+1
| * | | | | | | | Add testcase from removed opt_ff.{v,ys}Eddie Hung2019-08-071-0/+32
| * | | | | | | | Remove tests/opt/opt_ff.{v,ys} as they don't seem to do anything but runEddie Hung2019-08-072-24/+0
| * | | | | | | | Allow whitebox modules to be overwrittenEddie Hung2019-08-072-3/+1
| * | | | | | | | Update CHANGELOGEddie Hung2019-08-071-0/+2
| * | | | | | | | Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPEREddie Hung2019-08-076-10/+128
| * | | | | | | | Add testEddie Hung2019-08-071-1/+10
| * | | | | | | | Remove ice40_unlutEddie Hung2019-08-072-107/+0
| * | | | | | | | Wrap SB_CARRY+SB_LUT into $__ICE40_FULL_ADDEREddie Hung2019-08-073-39/+14
|/ / / / / / / /
* | | | | | | | Merge pull request #1248 from YosysHQ/eddie/abc9_speedupEddie Hung2019-08-074-40/+48
|\ \ \ \ \ \ \ \ | |_|/ / / / / / |/| | | | | | |
| * | | | | | | Add commentEddie Hung2019-08-071-2/+3
| * | | | | | | Revert "Add TODO"Eddie Hung2019-08-071-2/+0
| * | | | | | | Add TODOEddie Hung2019-08-071-0/+2
| * | | | | | | Compute box_lookup just onceEddie Hung2019-08-071-8/+24
| * | | | | | | Run "clean" on mapped_mod in its own designEddie Hung2019-08-072-24/+10
| * | | | | | | Run "clean -purge" on holes_module in its own designEddie Hung2019-08-071-6/+11
|/ / / / / / /
* | | | | | | Merge pull request #1260 from YosysHQ/dave/ecp5_cell_fixesDavid Shah2019-08-071-101/+244
|\ \ \ \ \ \ \ | |_|/ / / / / |/| | | | | |
| * | | | | | ecp5: Make cells_sim.v consistent with nextpnrDavid Shah2019-08-071-101/+244
* | | | | | | Merge pull request #1213 from YosysHQ/eddie/wreduce_addClifford Wolf2019-08-075-3/+226
|\ \ \ \ \ \ \
| * | | | | | | Add signed opt_expr testsEddie Hung2019-08-061-0/+50
| * | | | | | | Add signed testEddie Hung2019-08-061-0/+26
| * | | | | | | Move LSB-trimming functionality from wreduce to opt_exprEddie Hung2019-08-062-23/+26
| * | | | | | | Add SigSpec::extract_end() convenience functionEddie Hung2019-08-061-0/+1
| * | | | | | | Restore original SigSpec::extract()Eddie Hung2019-08-061-1/+1
| * | | | | | | Move LSB tests from wreduce to opt_exprEddie Hung2019-08-062-99/+101