aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Merge pull request #2227 from Ravenslofty/ccachewhitequark2020-07-051-0/+5
|\ | | | | Add option to use ccache when building
| * Add option to use ccache when buildingDan Ravensloft2020-07-041-0/+5
| |
* | Merge pull request #2232 from YosysHQ/mwk/gowin-sim-initMarcelina Kościelnicka2020-07-051-8/+8
|\ \ | | | | | | gowin: Fix INIT values in sim library.
| * | gowin: Fix INIT values in sim library.Marcelina Kościelnicka2020-07-051-8/+8
| | |
* | | dfflegalize: Prefer mapping dff to sdff before adffMarcelina Kościelnicka2020-07-051-1/+1
| | | | | | | | | | | | | | | | | | This ensures that, when both sync and async FFs are available and abc9 is involved, the sync FFs will be used, and will thus remain available for sequential synthesis.
* | | opt_expr: Fix crash on $mul optimization with more zeros removed than Y has.Marcelina Kościelnicka2020-07-052-0/+24
| | | | | | | | | | | | Fixes #2221.
* | | intel_alm: DSP inferenceDan Ravensloft2020-07-057-9/+209
| | |
* | | gowin: replace determine_init with setundefDan Ravensloft2020-07-043-74/+1
| | |
* | | synth_intel_alm: Use dfflegalize.Marcelina Kościelnicka2020-07-043-122/+10
|/ /
* | Improve MISTRAL_FF specify rulesDan Ravensloft2020-07-042-6/+6
| | | | | | | | Co-authored-by: Eddie Hung <eddie@fpgeh.com>
* | tests: update fsm.ys resource countEddie Hung2020-07-041-4/+4
| | | | | | | | | | Suspect it is to do with map/set ordering in techmap; should be fixed by #1862?
* | abc9: only techmap (* abc9_flop *) modulesEddie Hung2020-07-041-1/+1
| |
* | intel_alm: compose $__MISTRAL_FF_SYNCONLY from MISTRAL_FFEddie Hung2020-07-042-47/+2
| |
* | abc9: techmap from user design to allow abc9_flop modules to be composedEddie Hung2020-07-041-1/+1
| | | | | | | | from other primitives
* | intel_alm: add $__ prefix to MISTRAL_FF_SYNCONLYEddie Hung2020-07-044-4/+4
| |
* | intel_alm: ABC9 sequential optimisationsDan Ravensloft2020-07-047-19/+149
|/
* Add newlines to help text for dfflegalizeRupert Swarbrick2020-07-031-11/+11
| | | | | | | | | | | | | I think these were probably missed by accident. Spotted because GCC spits out lots of messages like this: passes/techmap/dfflegalize.cc:114:7: warning: zero-length gnu_printf format string [-Wformat-zero-length] 114 | log(""); | ^~ (because we tell GCC that the first argument to log() looks like a printf control string in log.h, and a zero length such string triggers a warning).
* Merge pull request #2132 from YosysHQ/eddie/verific_initialclairexen2020-07-021-17/+36
|\ | | | | verific: rewrite initial assume/asserts prior to elaboration
| * verific: rewrite initial assume/asserts prior to elaborationEddie Hung2020-05-151-17/+36
| |
* | Merge pull request #2208 from boqwxp/qbfsat-cleanupclairexen2020-07-023-255/+274
|\ \ | | | | | | qbfsat: Cleanup and refactoring
| * | qbfsat: Remove useless comment and #ifndef guards.Alberto Gonzalez2020-07-011-5/+0
| | |
| * | qbfsat: Specify default values for some options in the help message.Alberto Gonzalez2020-07-011-0/+2
| | |
| * | qbfsat: Clean up external executable command lines and update temporary ↵Alberto Gonzalez2020-07-011-3/+7
| | | | | | | | | | | | directory name.
| * | qbfsat: Clean up and refactor data structures into `qbfsat.h`.Alberto Gonzalez2020-07-013-248/+266
| | |
* | | Merge pull request #2186 from YosysHQ/mwk/dfflegalizeclairexen2020-07-0220-0/+4316
|\ \ \ | | | | | | | | Add dfflegalize pass.
| * | | dfflegalize: Add tests.Marcelina Kościelnicka2020-07-0117-0/+2957
| | | |
| * | | Add dfflegalize pass.Marcelina Kościelnicka2020-07-013-0/+1359
| | | |
* | | | Merge pull request #2211 from YosysHQ/mwk/fix-fmcombine-ffclairexen2020-07-021-2/+1
|\ \ \ \ | | | | | | | | | | fmcombine: use the master ff cell type list
| * | | | fmcombine: use the master ff cell type listMarcelina Kościelnicka2020-06-301-2/+1
| |/ / /
* | | | Merge pull request #2210 from YosysHQ/mwk/fix-opt_mergeclairexen2020-07-021-3/+1
|\ \ \ \ | | | | | | | | | | opt_merge: use the master FF type list
| * | | | opt_merge: use the master FF type listMarcelina Kościelnicka2020-06-301-3/+1
| |/ / /
* | | | Merge pull request #2195 from YosysHQ/mwk/manual-gatesclairexen2020-07-021-50/+201
|\ \ \ \ | |_|/ / |/| | | Add a few more gate types to the manual.
| * | | Add latches to the manual.Marcelina Kościelnicka2020-06-261-42/+165
| | | |
| * | | Add a few more gate types to the manual.Marcelina Kościelnicka2020-06-261-8/+36
| | | |
* | | | Merge pull request #2203 from antmicro/fix-grammarclairexen2020-07-012-4/+38
|\ \ \ \ | | | | | | | | | | Signed and macro grammar update
| * | | | Add signed/unsigned testsKamil Rakoczy2020-06-261-0/+28
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
| * | | | Parse macro call attached semicolon as empty expressionLukasz Dalek2020-06-261-1/+1
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Lukasz Dalek <ldalek@antmicro.com>
| * | | | Fix integer signing grammarLukasz Dalek2020-06-261-3/+9
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This commit fixes signed/unsigned grammar in parameters as defined in SV LRM A2.2.1. Example of correct parameters: parameter integer signed i = 0; parameter integer unsigned i = 0; Example of incorrect parameters: parameter signed integer i = 0; parameter unsigned integer i = 0; Signed-off-by: Lukasz Dalek <ldalek@antmicro.com> Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
* | | | | Merge pull request #2179 from splhack/static-castclairexen2020-07-0111-0/+135
|\ \ \ \ \ | | | | | | | | | | | | Support SystemVerilog Static Cast
| * | | | | static cast: simplifyKazuki Sakamoto2020-06-191-0/+7
| | | | | |
| * | | | | static cast: add testsKazuki Sakamoto2020-06-195-0/+80
| | | | | |
| * | | | | static cast: support changing size and signednessKazuki Sakamoto2020-06-196-0/+48
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Support SystemVerilog Static Cast - size - signedness - (type is not supposted yet) Fix #535
* | | | | | Merge pull request #2138 from boqwxp/qbfsat-oflagclairexen2020-07-011-16/+47
|\ \ \ \ \ \ | | | | | | | | | | | | | | qbfsat: Add `-O[012]` options to control pre-solving simplification with ABC
| * | | | | | qbfsat: Add `-O[012]` options to control pre-solving simplification with ABC.Alberto Gonzalez2020-06-301-16/+47
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Thanks to @mwk for the gate mapping part of the ABC scripts. Co-Authored-By: Marcelina Kościelnicka <mwk@0x04.net>
* | | | | | | Merge pull request #2206 from boqwxp/qbfsat-fix-name-specializationclairexen2020-07-011-2/+24
|\ \ \ \ \ \ \ | | | | | | | | | | | | | | | | qbfsat: Fix name-based hole specialization
| * | | | | | | qbfsat: Fix name-based hole specialization.Alberto Gonzalez2020-06-301-2/+24
| |/ / / / / / | | | | | | | | | | | | | | | | | | | | | Look for unique connections in the containing module with the $anyconst port Y SigBit on the RHS and use those. If no such connection is found, fall back to using the name of the $anyconst port Y SigBit.
* | | | | | | Merge pull request #2136 from zachjs/masterclairexen2020-06-303-1/+81
|\ \ \ \ \ \ \ | | | | | | | | | | | | | | | | Allow constant function calls in for loops and generate if and case
| * | | | | | | Allow constant function calls in for loops and generate if and caseZachary Snow2020-06-293-1/+81
| |/ / / / / /
* | | | | | | Merge pull request #2199 from YosysHQ/mmicko/sim_memoryclairexen2020-06-301-1/+4
|\ \ \ \ \ \ \ | | | | | | | | | | | | | | | | sim - error when memrd and memwr detected
| * | | | | | | sim - error when memrd and memwr detectedMiodrag Milanovic2020-06-291-1/+4
| | | | | | | |
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 18:13:00 +0000