diff options
| author | Marcelina Kościelnicka <mwk@0x04.net> | 2020-07-05 12:02:31 +0200 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2020-07-05 12:02:31 +0200 |
| commit | 90b89e5ebc70afcc0b4b039d64a0b5bddc16e653 (patch) | |
| tree | 439f029955977f0377e0aba69efd295d6130469f | |
| parent | f3f55ae7c28628892a9c4d40711251c5784ca997 (diff) | |
| parent | 9beed4d771359f1757682cedf5a1175db3408959 (diff) | |
| download | yosys-90b89e5ebc70afcc0b4b039d64a0b5bddc16e653.tar.gz yosys-90b89e5ebc70afcc0b4b039d64a0b5bddc16e653.tar.bz2 yosys-90b89e5ebc70afcc0b4b039d64a0b5bddc16e653.zip | |
Merge pull request #2232 from YosysHQ/mwk/gowin-sim-init
gowin: Fix INIT values in sim library.
| -rw-r--r-- | techlibs/gowin/cells_sim.v | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/techlibs/gowin/cells_sim.v b/techlibs/gowin/cells_sim.v index a67855dab..da5175975 100644 --- a/techlibs/gowin/cells_sim.v +++ b/techlibs/gowin/cells_sim.v @@ -77,7 +77,7 @@ endmodule // DFFE (positive clock edge; clock enable) module DFFS (output reg Q, input D, CLK, SET); - parameter [0:0] INIT = 1'b0; + parameter [0:0] INIT = 1'b1; initial Q = INIT; always @(posedge CLK) begin if (SET) @@ -89,7 +89,7 @@ endmodule // DFFS (positive clock edge; synchronous set) module DFFSE (output reg Q, input D, CLK, CE, SET); - parameter [0:0] INIT = 1'b0; + parameter [0:0] INIT = 1'b1; initial Q = INIT; always @(posedge CLK) begin if (SET) @@ -125,7 +125,7 @@ endmodule // DFFRE (positive clock edge; synchronous reset takes precedence over module DFFP (output reg Q, input D, CLK, PRESET); - parameter [0:0] INIT = 1'b0; + parameter [0:0] INIT = 1'b1; initial Q = INIT; always @(posedge CLK or posedge PRESET) begin if(PRESET) @@ -137,7 +137,7 @@ endmodule // DFFP (positive clock edge; asynchronous preset) module DFFPE (output reg Q, input D, CLK, CE, PRESET); - parameter [0:0] INIT = 1'b0; + parameter [0:0] INIT = 1'b1; initial Q = INIT; always @(posedge CLK or posedge PRESET) begin if(PRESET) @@ -190,7 +190,7 @@ endmodule // DFFNE (negative clock edge; clock enable) module DFFNS (output reg Q, input D, CLK, SET); - parameter [0:0] INIT = 1'b0; + parameter [0:0] INIT = 1'b1; initial Q = INIT; always @(negedge CLK) begin if (SET) @@ -202,7 +202,7 @@ endmodule // DFFNS (negative clock edge; synchronous set) module DFFNSE (output reg Q, input D, CLK, CE, SET); - parameter [0:0] INIT = 1'b0; + parameter [0:0] INIT = 1'b1; initial Q = INIT; always @(negedge CLK) begin if (SET) @@ -238,7 +238,7 @@ endmodule // DFFNRE (negative clock edge; synchronous reset takes precedence ove module DFFNP (output reg Q, input D, CLK, PRESET); - parameter [0:0] INIT = 1'b0; + parameter [0:0] INIT = 1'b1; initial Q = INIT; always @(negedge CLK or posedge PRESET) begin if(PRESET) @@ -250,7 +250,7 @@ endmodule // DFFNP (negative clock edge; asynchronous preset) module DFFNPE (output reg Q, input D, CLK, CE, PRESET); - parameter [0:0] INIT = 1'b0; + parameter [0:0] INIT = 1'b1; initial Q = INIT; always @(negedge CLK or posedge PRESET) begin if(PRESET) |