aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| | | * | | | | | | | | sv: Fix typedefs in blocksDavid Shah2019-10-031-2/+2
| | | * | | | | | | | | sv: Disambiguate interface portsDavid Shah2019-10-031-3/+19
| | | * | | | | | | | | Update CHANGELOG and READMEDavid Shah2019-10-032-0/+3
| | | * | | | | | | | | sv: Add test scripts for typedefsDavid Shah2019-10-035-0/+31
| | | * | | | | | | | | sv: Fix memories of typedefsDavid Shah2019-10-031-1/+1
| | | * | | | | | | | | sv: Add %expectDavid Shah2019-10-031-0/+1
| | | * | | | | | | | | sv: Add support for memories of a typedefDavid Shah2019-10-032-6/+30
| | | * | | | | | | | | sv: Add support for memory typedefsDavid Shah2019-10-033-3/+44
| | | * | | | | | | | | sv: Fix typedefs in packagesDavid Shah2019-10-032-4/+21
| | | * | | | | | | | | sv: Fix typedef parametersDavid Shah2019-10-034-9/+70
| | | * | | | | | | | | sv: Switch parser to glr, prep for typedefDavid Shah2019-10-036-11/+111
| * | | | | | | | | | | Merge pull request #1446 from YosysHQ/dave/ecp5-ioffDavid Shah2019-10-143-8/+16
| |\ \ \ \ \ \ \ \ \ \ \ | | |/ / / / / / / / / / | |/| | | | | | | | | |
| | * | | | | | | | | | ecp5: Add ECLKBRIDGECS blackboxDavid Shah2019-10-111-0/+7
| | * | | | | | | | | | ecp5: Add attrmvcp to copy syn_useioff to driving FFDavid Shah2019-10-101-0/+1
| | * | | | | | | | | | ecp5: Set syn_useioff on IO FFs to enable packingDavid Shah2019-10-101-8/+8
| |/ / / / / / / / / /
| * | | | | | | | | | Merge pull request #1445 from YosysHQ/mwk/xilinx_ibufgMiodrag Milanović2019-10-105-33/+14
| |\ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|/ / / / | |/| | | | | | | | |
| | * | | | | | | | | xilinx: Add simulation model for IBUFG.Marcin Kościelnicki2019-10-105-33/+14
| |/ / / / / / / / /
| | | * | | | | | | hierarchy - proc reorderMiodrag Milanovic2019-10-189-14/+18
| | | * | | | | | | Check latches type one by oneMiodrag Milanovic2019-10-042-40/+25
| | | * | | | | | | Removed top module where not neededMiodrag Milanovic2019-10-044-37/+4
| | | * | | | | | | Test muxes synth one by oneMiodrag Milanovic2019-10-042-38/+39
| | | * | | | | | | Cleaned verilog code from not used definesMiodrag Milanovic2019-10-041-6/+0
| | | * | | | | | | Check for MULT18X18D, since that is working nowMiodrag Milanovic2019-10-042-14/+11
| | | * | | | | | | Check flops one by oneMiodrag Milanovic2019-10-044-71/+50
| | | * | | | | | | Removed alu and div_mod tests as agreedMiodrag Milanovic2019-10-044-57/+0
| | | * | | | | | | equiv_opt with -assertEddie Hung2019-09-301-3/+1
| | | * | | | | | | Update resource count for alu.ysEddie Hung2019-09-301-3/+3
| | | * | | | | | | Move $x to end as per 7f0eec8Eddie Hung2019-09-301-1/+1
| | | * | | | | | | Update fsm.ys resource countEddie Hung2019-09-301-3/+3
| | | * | | | | | | Merge branch 'SergeyDegtyar/ecp5' of https://github.com/SergeyDegtyar/yosys i...Eddie Hung2019-09-3037-0/+801
| | | |\ \ \ \ \ \ \
| | | | * | | | | | | Add comment to dpram test about related issue.SergeyDegtyar2019-09-181-0/+1
| | | | * | | | | | | adffs test update (equiv_opt -multiclock). div_mod test fixSergeyDegtyar2019-09-173-17/+12
| | | | * | | | | | | Remove stat command form shifter.ys testSergeyDegtyar2019-09-041-1/+1
| | | | * | | | | | | Fix ecp5 testsSergeyDegtyar2019-09-0411-2421/+26
| | | | * | | | | | | Uncomment sat command in memory.ys test.SergeyDegtyar2019-09-031-2/+1
| | | | * | | | | | | Add tests for ECP5 architectureSergeyDegtyar2019-09-0340-0/+3201
| | | | | * | | | | | hierarchy - proc reorderMiodrag Milanovic2019-10-184-9/+10
| | | | | * | | | | | Cleanup and formatingMiodrag Milanovic2019-10-044-2/+4
| | | | | * | | | | | split latches into separate checksMiodrag Milanovic2019-10-042-41/+24
| | | | | * | | | | | check muxes per typeMiodrag Milanovic2019-10-042-42/+37
| | | | | * | | | | | check ff's separatelyMiodrag Milanovic2019-10-042-26/+14
| | | | | * | | | | | Cleanup top modules and not used definesMiodrag Milanovic2019-10-045-44/+5
| | | | | * | | | | | remove alu testMiodrag Milanovic2019-10-042-36/+0
| | | | | * | | | | | Merge branch 'SergeyDegtyar/anlogic' of https://github.com/SergeyDegtyar/yosy...Miodrag Milanovic2019-10-0423-0/+536
| | | | | |\ \ \ \ \ \
| | | | | | * \ \ \ \ \ Merge branch 'master' into SergeyDegtyar/anlogicSergey2019-10-01126-1686/+30035
| | | | | | |\ \ \ \ \ \
| | | | | | * | | | | | | run-test.sh Move $x at end of line.Sergey2019-10-011-1/+1
| | | | | | * | | | | | | Add new tests for Anlogic architectureSergeyDegtyar2019-09-2323-0/+536
| | | | | |/ / / / / / / | | | | |/| | | | | | |
| | | | | | | * | | | | hierarchy - proc reorderMiodrag Milanovic2019-10-186-13/+15
| | | | | | | * | | | | FF should be initialized to 0Miodrag Milanovic2019-10-041-1/+3
| | | | | | | * | | | | Split mux tests per typeMiodrag Milanovic2019-10-042-38/+36
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-24 16:57:25 +0000