aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | Merge pull request #1168 from whitequark/bugpoint-processesClifford Wolf2019-07-092-17/+105
| |\ \ \ \ \ \
| | * | | | | | bugpoint: add -assigns and -updates options.whitequark2019-07-091-9/+81
| | * | | | | | proc_clean: add -quiet option.whitequark2019-07-091-8/+24
| | | |_|/ / / | | |/| | | |
| * | | | | | Merge pull request #1169 from whitequark/more-proc-cleanupsClifford Wolf2019-07-095-22/+168
| |\ \ \ \ \ \
| | * | | | | | proc_prune: promote assigns to module connections when legal.whitequark2019-07-093-33/+42
| | * | | | | | proc_prune: new pass.whitequark2019-07-093-1/+138
| | |/ / / / /
| * | | | | | Merge pull request #1163 from whitequark/more-case-attrsClifford Wolf2019-07-093-16/+28
| |\ \ \ \ \ \
| | * | | | | | verilog_backend: dump attributes on SwitchRule.whitequark2019-07-081-0/+1
| | * | | | | | proc_mux: consider \src attribute on CaseRule.whitequark2019-07-081-10/+16
| | * | | | | | verilog_backend: dump attributes on CaseRule, as comments.whitequark2019-07-081-6/+10
| | * | | | | | genrtlil: emit \src attribute on CaseRule.whitequark2019-07-081-0/+1
| * | | | | | | Merge pull request #1162 from whitequark/rtlil-case-attrsClifford Wolf2019-07-093-5/+15
| |\| | | | | |
| | * | | | | | Allow attributes on individual switch cases in RTLIL.whitequark2019-07-083-5/+15
| | |/ / / / /
| * | | | | | Merge pull request #1167 from YosysHQ/eddie/xc7srl_cleanupClifford Wolf2019-07-091-19/+25
| |\ \ \ \ \ \
| | * \ \ \ \ \ Merge branch 'eddie/script_from_wire' into eddie/xc7srl_cleanupEddie Hung2019-07-026-15/+20
| | |\ \ \ \ \ \
| | * | | | | | | Cleanup SRL inference/make more consistentEddie Hung2019-06-291-19/+25
| * | | | | | | | Merge pull request #1166 from YosysHQ/eddie/synth_keepdcEddie Hung2019-07-083-3/+15
| |\ \ \ \ \ \ \ \ | | |_|_|_|/ / / / | |/| | | | | | / | | | |_|_|_|_|/ | | |/| | | | |
| | * | | | | | Add synth -keepdc to CHANGELOGEddie Hung2019-07-081-0/+1
| | * | | | | | Clarify 'wreduce -keepdc' docEddie Hung2019-07-081-1/+1
| | * | | | | | Add synth -keepdc optionEddie Hung2019-07-081-2/+13
| * | | | | | | Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-07-082-8/+22
| |\ \ \ \ \ \ \
| | * | | | | | | Merge pull request #1164 from YosysHQ/eddie/muxcover_mux2Eddie Hung2019-07-081-8/+19
| | |\| | | | | |
| | | * | | | | | Update muxcover doc as per @ZirconiumXEddie Hung2019-07-081-5/+10
| | | | |_|_|_|/ | | | |/| | | |
| | | * | | | | atoi -> stoiEddie Hung2019-07-081-5/+5
| | | * | | | | Add muxcover -mux2=cost optionEddie Hung2019-07-081-1/+7
| | | | |_|/ / | | | |/| | |
| | * | | | | Merge pull request #1160 from ZirconiumX/cyclone_vDavid Shah2019-07-081-0/+3
| | |\ \ \ \ \ | | | |/ / / / | | |/| | | |
| | | * | | | synth_intel: Warn about untested Quartus backendDan Ravensloft2019-07-071-0/+3
| | |/ / / /
| * / / / / Clarify script -scriptwire docEddie Hung2019-07-081-0/+4
| |/ / / /
| * | | | Merge pull request #1159 from btut/fix/1090_segfault_cell_and_wireClifford Wolf2019-07-051-0/+3
| |\ \ \ \
| | * | | | Throw runtime exception when trying to convert a c++-pointer to aBenedikt Tutzer2019-07-041-0/+3
| |/ / / /
| * | | | Merge pull request #1156 from YosysHQ/eddie/fix_abc9_unknown_cellEddie Hung2019-07-033-6/+28
| |\ \ \ \
| | * | | | write_xaiger to treat unknown cell connections as keep-sEddie Hung2019-07-021-6/+14
| | * | | | Add testEddie Hung2019-07-022-0/+14
| * | | | | Merge pull request #1147 from YosysHQ/clifford/fix1144Clifford Wolf2019-07-033-82/+26
| |\ \ \ \ \
| | * | | | | Fix tests/various/specify.vClifford Wolf2019-07-032-8/+3
| | * | | | | Some cleanups in "ignore specify parser"Clifford Wolf2019-07-032-80/+6
| | * | | | | Comment out invalid syntaxEddie Hung2019-06-301-2/+2
| | * | | | | Add test from #1144, and try reading without '-specify' flagEddie Hung2019-06-282-0/+16
| | * | | | | Improve specify dummy parser, fixes #1144Clifford Wolf2019-06-281-2/+9
| * | | | | | Merge pull request #1154 from whitequark/manual-sync-alwaysClifford Wolf2019-07-031-2/+3
| |\ \ \ \ \ \
| | * | | | | | manual: explain the purpose of `sync always`.whitequark2019-07-021-2/+3
| | | |/ / / / | | |/| | | |
* | | | | | | xc7: Map combinational DSP48E1sDavid Shah2019-07-084-7/+77
* | | | | | | mul2dsp: Fix typoDavid Shah2019-07-081-1/+1
* | | | | | | Add mul2dsp multiplier splitting rule and ECP5 mappingDavid Shah2019-07-085-2/+280
| |_|_|_|_|/ |/| | | | |
* | | | | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-07-024-3/+27
|\| | | | |
| * | | | | Merge pull request #1150 from YosysHQ/eddie/script_from_wireEddie Hung2019-07-023-8/+60
| |\ \ \ \ \ | | |/ / / / | |/| | | / | | | |_|/ | | |/| |
| * | | | Merge pull request #1153 from YosysHQ/dave/fix_multi_muxDavid Shah2019-07-023-3/+25
| |\ \ \ \
| | * | | | memory_dff: Fix checking of feedback mux input when more than one muxDavid Shah2019-07-023-3/+25
| |/ / / /
| * | | | Fix read_verilog assert/assume/etc on default case label, fixes YosysHQ/Symbi...Clifford Wolf2019-07-021-0/+2
* | | | | Merge remote-tracking branch 'origin/eddie/script_from_wire' into xc7muxEddie Hung2019-07-023-10/+13
|\ \ \ \ \ | | |/ / / | |/| | |