aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Merge branch 'claire/eqystuff' of github.com:YosysHQ/yosys into claire/eqystuffClaire Xenia Wolf2022-12-211-14/+10
|\
| * xprop: Improve signal splitting codeJannis Harder2022-12-121-14/+10
| | | | | | | | | | Avoid splitting output ports twice when combining -split-outputs with -split-public and clean up the corresponding code.
* | Allow non-unique modules without state in sim writeback-modeClaire Xenia Wolf2022-12-211-4/+5
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* | Small bugfix in uniquify passClaire Xenia Wolf2022-12-211-0/+1
|/ | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Improvements in "viz" passClaire Xenia Wolf2022-12-091-24/+100
| | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Add gold-x handing to miter cross port handlingClaire Xenia Wolf2022-12-081-1/+9
| | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Merge branch 'claire/eqystuff' of github.com:YosysHQ/yosys into claire/eqystuffClaire Xenia Wolf2022-12-081-0/+39
|\
| * Merge pull request #3579 from jix/split_public_untestedClaire Xen2022-12-081-0/+39
| |\ | | | | | | xprop: Add -split-public option
| | * xprop: Add -split-public optionJannis Harder2022-12-081-0/+39
| |/
* / Improvements in "viz" commandClaire Xenia Wolf2022-12-071-17/+51
|/ | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Improvements in "viz" passClaire Xenia Wolf2022-12-071-313/+453
| | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Various improvements in "viz" commandClaire Xenia Wolf2022-12-061-72/+242
| | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Bugfix in splitcells passClaire Xenia Wolf2022-12-061-5/+13
| | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Improvements in "viz" commandClaire Xenia Wolf2022-12-041-45/+196
| | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Add "viz" pass for visualizing big-picture data flow in larger designsClaire Xenia Wolf2022-12-042-0/+511
| | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Add splitcells passClaire Xenia Wolf2022-12-042-0/+192
| | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Merge branch 'master' of github.com:YosysHQ/yosys into claire/eqystuffClaire Xenia Wolf2022-12-042-1/+8
|\
| * Merge pull request #3567 from YosysHQ/tcl_fix_crashMiodrag Milanović2022-12-022-1/+8
| |\ | | | | | | Fix tcl crash in case of error executing command
| | * Fix tcl crash in case of error executing commandMiodrag Milanovic2022-11-302-1/+8
| | |
* | | Merge branch 'xprop' of github.com:jix/yosys into claire/eqystuffClaire Xenia Wolf2022-12-0129-79/+2537
|\ \ \
| * | | miter: Add -make_cover option to cover each output pair differenceJannis Harder2022-11-301-0/+14
| | | |
| * | | formalff: Fix -ff2anyinit assertion error for fine FFsJannis Harder2022-11-301-0/+2
| | | |
| * | | New xprop pass to encode 3-valued x-propagation using 2-valued logicJannis Harder2022-11-307-0/+2001
| | | |
| * | | sim: Improved global clock handlingJannis Harder2022-11-301-13/+14
| | | |
| * | | opt_expr: Optimizations for `$bweqx` and `$bwmux`Jannis Harder2022-11-301-0/+63
| | | |
| * | | Add bwmuxmap passJannis Harder2022-11-307-0/+76
| | | |
| * | | Add bitwise `$bweqx` and `$bwmux` cellsJannis Harder2022-11-309-11/+179
| | | | | | | | | | | | | | | | | | | | | | | | The new bitwise case equality (`$bweqx`) and bitwise mux (`$bwmux`) cells enable compact encoding and decoding of 3-valued logic signals using multiple 2-valued signals.
| * | | verilog_backend: Do not run bmuxmap or demuxmap in -noexpr mode.Jannis Harder2022-11-301-2/+4
| | | |
| * | | verilog_backend: Correctly sign extend output of signed `$modfloor`Jannis Harder2022-11-301-2/+2
| | | |
| * | | verilog_backend: Add -noparallelcase optionJannis Harder2022-11-301-7/+31
| | | |
| * | | simlib: Use optional SIMLIB_GLOBAL_CLOCK to define a global clock signalJannis Harder2022-11-301-2/+8
| | | |
| * | | simlib: Silence iverilog warning for `$lut`Jannis Harder2022-11-301-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | iverilog complains about implicitly truncating LUT when connecting it to the `$bmux` A input. This explicitly truncates it to avoid that warning without changing the behaviour otherwise.
| * | | simlib: Fix wide $bmux and avoid iverilog warningsJannis Harder2022-11-301-2/+2
| | | |
| * | | satgen, simlib: Consistent x-propagation for `$pmux` cellsJannis Harder2022-11-302-18/+20
| | | | | | | | | | | | | | | | | | | | This updates satgen and simlib to use a `$pmux` model where the output is fully X when the S input is not all zero or one-hot with no x bits.
| * | | opt_expr: Fix shift/shiftx optimizationsJannis Harder2022-11-301-3/+3
| | | |
| * | | opt_expr: Constant fold mux, pmux, bmux, demux, eqx, nex cellsJannis Harder2022-11-291-0/+33
| | | |
| * | | opt_expr: Optimize bitwise logic ops with one fully const inputJannis Harder2022-11-291-0/+81
| | | |
| * | | simplemap: Map `$xnor` to `$_XNOR_` cellsJannis Harder2022-11-293-20/+5
| | |/ | |/| | | | | | | | | | The previous mapping to `$_XOR_` and `$_NOT_` predates the addition of the `$_XNOR_` cell.
* | | Add insbuf -chain modeClaire Xenia Wolf2022-12-011-2/+38
| |/ |/| | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* | Bump versiongithub-actions[bot]2022-12-011-1/+1
| |
* | Merge pull request #3551 from daglem/struct-array-swapped-rangeJannis Harder2022-12-013-21/+192
|\ \ | |/ |/| Support for arrays with swapped ranges within structs
| * Added asserts for current limitation of array dimensions in packed structsDag Lem2022-11-301-0/+8
| |
| * Check for all cases of currently unsupported array dimensions in packed structsDag Lem2022-11-301-10/+13
| |
| * Tests for unpacked arrays in packed structs are for the Yosys frontend onlyDag Lem2022-11-231-0/+4
| |
| * Support for swapped ranges in second array dimensionDag Lem2022-11-232-3/+52
| |
| * Support for arrays with swapped ranges within structsDag Lem2022-11-123-11/+118
| | | | | | | | | | | | This also corrects the implementation of C type arrays within structs. Fixes #3550
* | Bump versiongithub-actions[bot]2022-11-291-1/+1
| |
* | Merge pull request #3565 from jix/sat-def-formalJannis Harder2022-11-283-10/+46
|\ \ | | | | | | sat: Add -set-def-formal option to force defined $any* outputs
| * | sat: Add -set-def-formal option to force defined $any* outputsJannis Harder2022-11-283-10/+46
|/ /
* | Bump versiongithub-actions[bot]2022-11-261-1/+1
| |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-13 22:42:02 +0000