aboutsummaryrefslogtreecommitdiffstats
path: root/manual/APPNOTE_012_Verilog_to_BTOR.tex
diff options
context:
space:
mode:
Diffstat (limited to 'manual/APPNOTE_012_Verilog_to_BTOR.tex')
-rw-r--r--manual/APPNOTE_012_Verilog_to_BTOR.tex2
1 files changed, 1 insertions, 1 deletions
diff --git a/manual/APPNOTE_012_Verilog_to_BTOR.tex b/manual/APPNOTE_012_Verilog_to_BTOR.tex
index ebaa3e420..a96e26503 100644
--- a/manual/APPNOTE_012_Verilog_to_BTOR.tex
+++ b/manual/APPNOTE_012_Verilog_to_BTOR.tex
@@ -411,7 +411,7 @@ verification benchmarks with or without memories from Verilog designs.
\bibitem{yosys}
Clifford Wolf. The Yosys Open SYnthesis Suite. \\
-\url{http://yosyshq.net/yosys/}
+\url{https://yosyshq.net/yosys/}
\bibitem{boolector}
Robert Brummayer and Armin Biere, Boolector: An Efficient SMT Solver for Bit-Vectors and Arrays\\